| Age | Commit message (Expand) | Author | Files | Lines |
|---|
| 2015-02-20 | MIPS: Alchemy: fix Au1000/Au1500 LRCLK calculation | Manuel Lauss | 1 | -5/+14 |
| 2015-02-20 | MIPS: Add set/clear CP0 macros for PageGrain register | Steven J. Hill | 3 | -4/+5 |
| 2015-02-20 | MIPS: Usage and cosmetic cleanups of page table bits. | Steven J. Hill | 2 | -62/+38 |
| 2015-02-19 | Merge branch 'mipsr6-for-3.20' of git://git.linux-mips.org/pub/scm/mchandras/... | Ralf Baechle | 65 | -415/+4405 |
| 2015-02-19 | MIPS: Export MSA functions used by lose_fpu(1) for KVM | James Hogan | 1 | -0/+4 |
| 2015-02-19 | MIPS: Export FP functions used by lose_fpu(1) for KVM | James Hogan | 1 | -0/+6 |
| 2015-02-19 | MIPS: BCM3384: Fix outdated use of mips_cpu_intc_init() | Kevin Cernekee | 1 | -1/+1 |
| 2015-02-19 | MIPS: Provide correct siginfo_t.si_stime | Petr Malat | 2 | -37/+3 |
| 2015-02-19 | MIPS: Makefile: Move the ASEs checks after setting the core's CFLAGS | Markos Chandras | 1 | -18/+17 |
| 2015-02-19 | MIPS: Makefile: Pass -march option on Loongson3A cores | Ralf Baechle | 1 | -0/+10 |
| 2015-02-17 | MIPS: Add Malta QEMU 32R6 defconfig | Markos Chandras | 1 | -0/+193 |
| 2015-02-17 | MIPS: Malta: Add support for building MIPS R6 kernel | Markos Chandras | 1 | -0/+2 |
| 2015-02-17 | MIPS: kernel: elf: Improve the overall ABI and FPU mode checks | Markos Chandras | 3 | -132/+194 |
| 2015-02-17 | MIPS: asm: fpu: Allow 64-bit FPU on MIPS32 R6 | Markos Chandras | 1 | -1/+2 |
| 2015-02-17 | MIPS: kernel: process: Do not allow FR=0 on MIPS R6 | Markos Chandras | 1 | -0/+4 |
| 2015-02-17 | MIPS: Handle MIPS IV, V and R2 FPU instructions on MIPS R6 as well | Markos Chandras | 2 | -5/+6 |
| 2015-02-17 | MIPS: Make use of the ERETNC instruction on MIPS R6 | Markos Chandras | 5 | -4/+28 |
| 2015-02-17 | MIPS: kernel: mips-r2-to-r6-emul: Add R2 emulator for MIPS R6 | Leonid Yegoshin | 8 | -5/+2518 |
| 2015-02-17 | MIPS: asm: mipsregs: Add support for the LLADDR register | Markos Chandras | 1 | -0/+2 |
| 2015-02-17 | MIPS: Add LLB bit and related feature for the Config 5 CP0 register | Markos Chandras | 4 | -0/+7 |
| 2015-02-17 | MIPS: Emulate the new MIPS R6 BNEZC and JIALC instructions | Markos Chandras | 3 | -1/+20 |
| 2015-02-17 | MIPS: Emulate the new MIPS R6 BEQZC and JIC instructions | Markos Chandras | 3 | -1/+16 |
| 2015-02-17 | MIPS: Emulate the new MIPS R6 BALC instruction | Markos Chandras | 3 | -1/+19 |
| 2015-02-17 | MIPS: Emulate the new MIPS R6 BNVC, BNEC and BNEZLAC instructions | Markos Chandras | 3 | -2/+7 |
| 2015-02-17 | MIPS: Emulate the new MIPS R6 BOVC, BEQC and BEQZALC instructions | Markos Chandras | 3 | -1/+21 |
| 2015-02-17 | MIPS: Emulate the new MIPS R6 branch compact (BC) instruction | Markos Chandras | 3 | -1/+23 |
| 2015-02-17 | MIPS: Emulate the new MIPS R6 B{L,G}T{Z,}{AL,}C instructions | Markos Chandras | 2 | -0/+47 |
| 2015-02-17 | MIPS: Emulate the new MIPS R6 B{L,G}Ε{Z,}{AL,}C instructions | Markos Chandras | 2 | -0/+55 |
| 2015-02-17 | MIPS: Emulate the BC1{EQ,NE}Z FPU instructions | Markos Chandras | 3 | -30/+101 |
| 2015-02-17 | MIPS: kernel: branch: Do not emulate the branch likelies on MIPS R6 | Markos Chandras | 2 | -13/+89 |
| 2015-02-17 | MIPS: kernel: Prepare the JR instruction for emulation on MIPS R6 | Markos Chandras | 3 | -2/+15 |
| 2015-02-17 | MIPS: mm: scache: Add secondary cache support for MIPS R6 cores | Markos Chandras | 2 | -2/+4 |
| 2015-02-17 | MIPS: mm: c-r4k: Set the correct ISA level | Markos Chandras | 1 | -1/+1 |
| 2015-02-17 | MIPS: mm: tlbex: Use cpu_has_mips_r2_exec_hazard for the EHB instruction | Leonid Yegoshin | 1 | -3/+3 |
| 2015-02-17 | MIPS: mm: page: Add MIPS R6 support | Markos Chandras | 1 | -4/+26 |
| 2015-02-17 | MIPS: lib: memset: Add MIPS R6 support | Leonid Yegoshin | 1 | -0/+47 |
| 2015-02-17 | MIPS: lib: memcpy: Add MIPS R6 support | Leonid Yegoshin | 1 | -0/+23 |
| 2015-02-17 | MIPS: kernel: syscall: Set the appropriate ISA level for MIPS R6 | Markos Chandras | 1 | -1/+1 |
| 2015-02-17 | MIPS: kernel: unaligned: Add support for the MIPS R6 | Leonid Yegoshin | 1 | -4/+386 |
| 2015-02-17 | MIPS: kernel: cps-vec: Replace "addi" with "addiu" | Markos Chandras | 1 | -8/+8 |
| 2015-02-17 | MIPS: kernel: genex: Set correct ISA level | Markos Chandras | 1 | -1/+1 |
| 2015-02-17 | MIPS: kernel: r4k_fpu: Add support for MIPS R6 | Leonid Yegoshin | 1 | -3/+9 |
| 2015-02-17 | MIPS: kernel: r4k_switch: Add support for MIPS R6 | Leonid Yegoshin | 2 | -11/+15 |
| 2015-02-17 | MIPS: kernel: traps: Add MIPS R6 related definitions | Leonid Yegoshin | 1 | -5/+5 |
| 2015-02-17 | MIPS: kernel: proc: Add MIPS R6 support to /proc/cpuinfo | Markos Chandras | 2 | -1/+10 |
| 2015-02-17 | MIPS: kernel: entry.S: Add MIPS R6 related definitions | Markos Chandras | 1 | -2/+3 |
| 2015-02-17 | MIPS: kernel: cpu-probe.c: Add support for MIPS R6 | Leonid Yegoshin | 1 | -4/+16 |
| 2015-02-17 | MIPS: kernel: cevt-r4k: Add MIPS R6 to the c0_compare_interrupt handler | Leonid Yegoshin | 1 | -1/+1 |
| 2015-02-17 | MIPS: kernel: cpu-bugs64: Do not check R6 cores for existing 64-bit bugs | Leonid Yegoshin | 1 | -4/+7 |
| 2015-02-17 | MIPS: asm: local: Set the appropriate ISA level for MIPS R6 | Markos Chandras | 1 | -2/+3 |
