summaryrefslogtreecommitdiff
path: root/arch/mips/mm
AgeCommit message (Expand)AuthorFilesLines
2008-07-15[MIPS] Make two functions staticDmitri Vorobiev2-4/+2
2008-07-08[MIPS] Fix 32bit kernels on R4k with 128 byte cache line sizeThomas Bogendoerfer1-29/+32
2008-07-08[MIPS] Atlas, decstation: Fix section mismatches triggered by defconfigsShane McDonald2-5/+5
2008-06-16[MIPS] Fix buggy use of kmap_coherent.Ralf Baechle1-2/+5
2008-06-16[MIPS] Fix the fix for divide by zero error in build_{clear,copy}_pageAtsushi Nemoto1-1/+1
2008-06-16[MIPS] Fix build for PNX platforms.Ralf Baechle1-0/+26
2008-06-16[MIPS] Export empty_zero_page for sake of the ext4 module.Ralf Baechle1-0/+1
2008-06-05Fix divide by zero error in build_clear_page() and build_copy_page()Yoichi Yuasa1-4/+6
2008-06-05[MIPS] R4700: Fix build_tlb_probe_entryThomas Bogendoerfer1-1/+2
2008-05-12[MIPS] unexport __kmap_atomic_to_pageAdrian Bunk1-1/+0
2008-04-28[MIPS] unexport copy_from_user_page()Dmitri Vorobiev1-3/+0
2008-04-28[MIPS] unexport copy_to_user_page()Dmitri Vorobiev1-2/+0
2008-04-28[MIPS] unexport copy_user_highpage()Dmitri Vorobiev1-2/+0
2008-04-28[MIPS] remove redundant display of free swap space in show_mem()Johannes Weiner1-1/+0
2008-04-28[MIPS] Add support for MIPS CMP platform.Ralf Baechle2-7/+38
2008-04-28[MIPS] Allow setting of the cache attribute at run time.Chris Dearman2-9/+41
2008-04-28[MIPS] All MIPS32 processors support64-bit physical addresses.Chris Dearman2-2/+2
2008-04-28[MIPS] Reimplement clear_page/copy_pageThiemo Seufer6-862/+725
2008-04-08[MIPS] Handle aliases in vmalloc correctly.Ralf Baechle3-0/+32
2008-04-01[MIPS] Add missing 4KEC TLB refill handlerThomas Bogendoerfer1-0/+1
2008-03-12[MIPS] Fix loads of section missmatchesRalf Baechle17-158/+148
2008-03-12[MIPS] Fix typo in commentThiemo Seufer1-1/+1
2008-02-19[MIPS] SB1: Fix CONFIG_SIBYTE_DMA_PAGEOPS build failure.Thiemo Seufer1-7/+7
2008-02-19[MIPS] Fix buggy invocations of kmap_coherent()Ralf Baechle2-8/+16
2008-02-19[MIPS] Handle I-cache coherency in flush_cache_range()Ralf Baechle1-3/+6
2008-02-03arch/mips/: Spelling fixesJoe Perches1-1/+1
2008-02-01[MIPS] Split the micro-assembler from tlbex.c.Thiemo Seufer4-960/+1111
2008-01-29[MIPS] Alchemy: Au1210/Au1250 CPU supportManuel Lauss2-0/+4
2008-01-29[MIPS] Use correct dma flushing in dma_cache_sync()Thomas Bogendoerfer1-1/+1
2008-01-29[MIPS] Use real cache invalidateThomas Bogendoerfer1-2/+2
2008-01-29[MIPS] tlbex.c: cleanup debug codeFranck Bui-Huu1-57/+26
2008-01-29[MIPS] tlbex.c: use __cacheline_aligned instead of __tlb_handler_align Franck Bui-Huu1-6/+3
2008-01-29[MIPS] tlbex.c: cleanup include filesFranck Bui-Huu1-6/+0
2008-01-29[MIPS] tlbex.c: Cleanup __init usages.Franck Bui-Huu1-49/+49
2008-01-29[MIPS] Remove useless S-cache flushes.Ralf Baechle1-9/+0
2008-01-29[MIPS] Use pte_present instead of open coded test for _PAGE_PRESENT.Ralf Baechle1-1/+1
2008-01-29[MIPS] R4000/R4400 daddiu erratum workaroundMaciej W. Rozycki2-47/+61
2008-01-29[MIPS] tlbex: Cleanup handling of R2 hazards in TLB handlers.Ralf Baechle1-8/+6
2008-01-11[MIPS] Wrong CONFIG option prevents setup of DMA zone.Thomas Bogendoerfer1-1/+1
2007-11-26[MIPS] 64-bit Sibyte kernels need DMA32.Ralf Baechle2-36/+44
2007-11-16[MIPS] Sibyte: Replace use of removed IO_SPACE_BASE with IOADDR.Ralf Baechle1-3/+3
2007-11-16[MIPS] Convert reference to mem_map to pfn_to_page().Ralf Baechle1-1/+1
2007-11-16[MIPS] Sibyte: resurrect old cache hack.Ralf Baechle1-1/+6
2007-10-29[MIPS] MT: Fix bug in multithreaded kernels.Ralf Baechle1-3/+18
2007-10-29[MIPS] c-r3k: Implement flush_cache_range()Maciej W. Rozycki1-28/+32
2007-10-29[MIPS] Cleanup random difference between the lmo and kernel.org tree.Ralf Baechle1-1/+1
2007-10-23mips: sg_page() falloutJens Axboe1-0/+1
2007-10-22Update arch/ to use sg helpersJens Axboe1-9/+7
2007-10-19pid namespaces: define is_global_init() and is_container_init()Serge E. Hallyn1-1/+1
2007-10-17Remove dma_cache_(wback|inv|wback_inv) functionsRalf Baechle1-2/+0
generated by cgit v1.2.3 (git 2.39.0) at 2024-12-04 22:55:53 +0300