index
:
kernel/linux.git
linux-2.6.11.y
linux-2.6.12.y
linux-2.6.13.y
linux-2.6.14.y
linux-2.6.15.y
linux-2.6.16.y
linux-2.6.17.y
linux-2.6.18.y
linux-2.6.19.y
linux-2.6.20.y
linux-2.6.21.y
linux-2.6.22.y
linux-2.6.23.y
linux-2.6.24.y
linux-2.6.25.y
linux-2.6.26.y
linux-2.6.27.y
linux-2.6.28.y
linux-2.6.29.y
linux-2.6.30.y
linux-2.6.31.y
linux-2.6.32.y
linux-2.6.33.y
linux-2.6.34.y
linux-2.6.35.y
linux-2.6.36.y
linux-2.6.37.y
linux-2.6.38.y
linux-2.6.39.y
linux-3.0.y
linux-3.1.y
linux-3.10.y
linux-3.11.y
linux-3.12.y
linux-3.13.y
linux-3.14.y
linux-3.15.y
linux-3.16.y
linux-3.17.y
linux-3.18.y
linux-3.19.y
linux-3.2.y
linux-3.3.y
linux-3.4.y
linux-3.5.y
linux-3.6.y
linux-3.7.y
linux-3.8.y
linux-3.9.y
linux-4.0.y
linux-4.1.y
linux-4.10.y
linux-4.11.y
linux-4.12.y
linux-4.13.y
linux-4.14.y
linux-4.15.y
linux-4.16.y
linux-4.17.y
linux-4.18.y
linux-4.19.y
linux-4.2.y
linux-4.20.y
linux-4.3.y
linux-4.4.y
linux-4.5.y
linux-4.6.y
linux-4.7.y
linux-4.8.y
linux-4.9.y
linux-5.0.y
linux-5.1.y
linux-5.10.y
linux-5.11.y
linux-5.12.y
linux-5.13.y
linux-5.14.y
linux-5.15.y
linux-5.16.y
linux-5.17.y
linux-5.18.y
linux-5.19.y
linux-5.2.y
linux-5.3.y
linux-5.4.y
linux-5.5.y
linux-5.6.y
linux-5.7.y
linux-5.8.y
linux-5.9.y
linux-6.0.y
linux-6.1.y
linux-6.10.y
linux-6.11.y
linux-6.12.y
linux-6.2.y
linux-6.3.y
linux-6.4.y
linux-6.5.y
linux-6.6.y
linux-6.7.y
linux-6.8.y
linux-6.9.y
linux-rockchip-6.1.y
linux-rockchip-6.5.y
linux-rolling-lts
linux-rolling-stable
master
Linux kernel stable tree (mirror)
Andrey V.Kosteltsev
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
arch
/
arm
/
mm
/
cache-v7.S
Age
Commit message (
Expand
)
Author
Files
Lines
2014-05-26
ARM: 8055/1: cacheflush: use -st dsb option for ensuring completion
Will Deacon
1
-6
/
+6
2013-12-29
ARM: 7919/1: mm: refactor v7 cache cleaning ops to use way/index sequence
Lorenzo Pieralisi
1
-7
/
+7
2013-08-12
ARM: mm: use inner-shareable barriers for TLB and user cache operations
Will Deacon
1
-2
/
+2
2013-06-17
ARM: 7752/1: errata: LoUIS bit field in CLIDR register is incorrect
Jon Medhurst
1
-0
/
+8
2013-02-12
arm: Add v7_invalidate_l1 to cache-v7.S
Dinh Nguyen
1
-0
/
+46
2012-12-20
ARM: 7606/1: cache: flush to LoUU instead of LoUIS on uniprocessor CPUs
Will Deacon
1
-2
/
+4
2012-10-11
Merge branch 'fixes' into for-linus
Russell King
1
-0
/
+3
2012-09-29
ARM: 7541/1: Add ARM ERRATA 775420 workaround
Simon Horman
1
-0
/
+3
2012-09-25
ARM: mm: rename jump labels in v7_flush_dcache_all function
Lorenzo Pieralisi
1
-7
/
+7
2012-09-25
ARM: mm: implement LoUIS API for cache maintenance ops
Lorenzo Pieralisi
1
-0
/
+36
2012-05-02
ARM: 7408/1: cacheflush: return error to userspace when flushing syscall fails
Will Deacon
1
-6
/
+4
2012-02-16
ARM: 7325/1: fix v7 boot with lockdep enabled
Rabin Vincent
1
-1
/
+1
2012-02-09
ARM: 7321/1: cache-v7: Disable preemption when reading CCSIDR
Stephen Boyd
1
-0
/
+6
2011-09-17
ARM: 7091/1: errata: D-cache line maintenance operation by MVA may not succeed
Will Deacon
1
-0
/
+20
2011-07-07
ARM: mm: cache-v7: Use the new processor struct macros
Dave Martin
1
-13
/
+2
2011-05-26
ARM: 6941/1: cache: ensure MVA is cacheline aligned in flush_kern_dcache_area
Will Deacon
1
-0
/
+2
2011-03-31
Fix common misspellings
Lucas De Marchi
1
-1
/
+1
2010-12-13
ARM: 6528/1: Use CTR for the I-cache line size on ARMv7
Catalin Marinas
1
-10
/
+17
2010-10-04
ARM: 6405/1: Handle __flush_icache_all for CONFIG_SMP_ON_UP
Tony Lindgren
1
-0
/
+16
2010-10-04
ARM: Allow SMP kernels to boot on UP systems
Russell King
1
-10
/
+4
2010-05-21
ARM: 6139/1: ARMv7: Use the Inner Shareable I-cache on MP
Santosh Shilimkar
1
-0
/
+4
2010-05-08
ARM: 6112/1: Use the Inner Shareable I-cache and BTB ops on ARMv7 SMP
Catalin Marinas
1
-0
/
+4
2010-02-15
ARM: dma-mapping: fix for speculative prefetching
Russell King
1
-4
/
+6
2010-02-15
ARM: dma-mapping: remove dmac_clean_range and dmac_inv_range
Russell King
1
-4
/
+2
2010-02-15
ARM: dma-mapping: provide per-cpu type map/unmap functions
Russell King
1
-0
/
+26
2009-12-14
ARM: add size argument to __cpuc_flush_dcache_page
Russell King
1
-6
/
+7
2009-10-07
ARM: 5746/1: Handle possible translation errors in ARMv6/v7 coherent_user_range
Catalin Marinas
1
-2
/
+17
2009-07-24
Thumb-2: Implement the unified arch/arm/mm support
Catalin Marinas
1
-5
/
+11
2008-11-06
ARMv7: Add extra barriers for flush_cache_all compressed/head.S
Catalin Marinas
1
-0
/
+2
2008-09-01
[ARM] 5227/1: Add the ENDPROC declarations to the .S files
Catalin Marinas
1
-0
/
+10
2007-05-09
[ARM] armv7: add support for ARMv7 cores.
Catalin Marinas
1
-0
/
+253