summaryrefslogtreecommitdiff
path: root/arch/arm/boot/dts
AgeCommit message (Collapse)AuthorFilesLines
2022-09-13ARM: dts: qcom: msm8660: Add GSBI3 I2C busLinus Walleij1-0/+25
GSBI3 can be used to enable an external I2C bus on e.g. the APQ8060. On the DragonBoard APQ8060 this I2C bus is used to talk to the Cypress CY8CTMA340 CYTTSP touchscreen. Signed-off-by: Linus Walleij <linus.walleij@linaro.org> Signed-off-by: Bjorn Andersson <andersson@kernel.org> Link: https://lore.kernel.org/r/20220913132846.305716-2-linus.walleij@linaro.org
2022-09-13ARM: dts: qcom: msm8660: Add GSBI1 SPI busLinus Walleij1-0/+26
GSBI1 can be used to enable an external SPI bus on e.g. the APQ8060. On the DragonBoard APQ8060 this SPI bus is used to talk to the LCD display. Signed-off-by: Linus Walleij <linus.walleij@linaro.org> [bjorn: Moved status properties last] Signed-off-by: Bjorn Andersson <andersson@kernel.org> Link: https://lore.kernel.org/r/20220913132846.305716-1-linus.walleij@linaro.org
2022-09-13ARM: dts: lan966x: Fix the interrupt number for internal PHYsHoratiu Vultur1-2/+2
According to the datasheet the interrupts for internal PHYs are 80 and 81. Fixes: 6ad69e07def67c ("ARM: dts: lan966x: add MIIM nodes") Signed-off-by: Horatiu Vultur <horatiu.vultur@microchip.com> Signed-off-by: Claudiu Beznea <claudiu.beznea@microchip.com> Link: https://lore.kernel.org/r/20220912192629.461452-1-horatiu.vultur@microchip.com
2022-09-12Merge tag 'stm32-dt-for-v6.1-1' of ↵Arnd Bergmann14-32/+334
git://git.kernel.org/pub/scm/linux/kernel/git/atorgue/stm32 into arm/dt STM32 DT for v6.1, round 1 Highlights: ---------- - MPU: - General: - Add I2C support (5 instances) on STM32MP13. - Add SPI support (5 instabces) on STM32MP13. - Add timer interrupts support on STM32MP15. - ST boards: - Enable I2C1 and I2C5 on stm32mp135f-dk board. - Add SPI5 on stm32mp135f-dk board but disabled as only available on the GPIO expansion connector. - ARGON: - Remove spidev node as not used by the code. * tag 'stm32-dt-for-v6.1-1' of git://git.kernel.org/pub/scm/linux/kernel/git/atorgue/stm32: ARM: dts: stm32: argon: remove spidev node ARM: dts: stm32: Create separate pinmux for qspi cs pin in stm32mp15-pinctrl.dtsi ARM: dts: stm32: Fix typo in license text for Engicam boards ARM: dts: stm32: Add timer interrupts on stm32mp15 ARM: dts: stm32: add pinctrl and disabled spi5 node in stm32mp135f-dk ARM: dts: stm32: add spi nodes into stm32mp131.dtsi ARM: dts: stm32: enable i2c1 and i2c5 on stm32mp135f-dk.dts ARM: dts: stm32: add i2c nodes into stm32mp131.dtsi Link: https://lore.kernel.org/r/d80afc20-2745-24a2-ab70-a5a03439bd50@foss.st.com Signed-off-by: Arnd Bergmann <arnd@arndb.de>
2022-09-12Merge tag 'v6.1-rockchip-dts32-1' of ↵Arnd Bergmann7-37/+52
git://git.kernel.org/pub/scm/linux/kernel/git/mmind/linux-rockchip into arm/dt Adapt emac nodes to make them conform to the newly yaml-converted binding. * tag 'v6.1-rockchip-dts32-1' of git://git.kernel.org/pub/scm/linux/kernel/git/mmind/linux-rockchip: ARM: dts: rockchip: restyle emac nodes ARM: dts: rockchip: fix rk3036 emac node compatible string Link: https://lore.kernel.org/r/4766760.31r3eYUQgx@phil Signed-off-by: Arnd Bergmann <arnd@arndb.de>
2022-09-12ARM: dts: stm32: argon: remove spidev nodeWolfram Sang1-6/+0
Commit 956b200a846e ("spi: spidev: Warn loudly if instantiated from DT as "spidev"") states that there should not be spidev nodes in DTs. Remove this non-HW description. There won't be a regression because it won't bind since 2015 anyhow. Fixes: 16e3e44c5b87 ("ARM: dts: stm32: Add support for the emtrion emSBC-Argon") Cc: Reinhold Mueller <reinhold.mueller@emtrion.com> Signed-off-by: Wolfram Sang <wsa+renesas@sang-engineering.com> Reviewed-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> Signed-off-by: Alexandre Torgue <alexandre.torgue@foss.st.com>
2022-09-12ARM: dts: stm32: Create separate pinmux for qspi cs pin in ↵Patrice Chotard2-19/+43
stm32mp15-pinctrl.dtsi Create a separate pinmux for qspi chip select in stm32mp15-pinctrl.dtsi. In the case we want to use transfer_one() API to communicate with a SPI device, chip select signal must be driven individually. Signed-off-by: Patrice Chotard <patrice.chotard@foss.st.com> Signed-off-by: Alexandre Torgue <alexandre.torgue@foss.st.com>
2022-09-12ARM: dts: stm32: Fix typo in license text for Engicam boardsJagan Teki7-7/+7
Fix the Amarula Solutions typo mistake in license text added in below commits. commit <3ff0810ffc479> ("ARM: dts: stm32: Add Engicam i.Core STM32MP1 C.TOUCH 2.0 10.1" OF") commit <6ca2898df59f7> ("ARM: dts: stm32: Add Engicam i.Core STM32MP1 C.TOUCH 2.0") commit <adc0496104b64> ("ARM: dts: stm32: Add Engicam i.Core STM32MP1 EDIMM2.2 Starter Kit") commit <30f9a9da4ee13> ("ARM: dts: stm32: Add Engicam i.Core STM32MP1 SoM") commit <1d278204cbaa1> ("ARM: dts: stm32: Add Engicam MicroGEA STM32MP1 MicroDev 2.0 7" OF") commit <f838dae7afd00> ("ARM: dts: stm32: Add Engicam MicroGEA STM32MP1 MicroDev 2.0 board") commit <0be81dfaeaf89> ("ARM: dts: stm32: Add Engicam MicroGEA STM32MP1 SoM") Signed-off-by: Jagan Teki <jagan@amarulasolutions.com> Signed-off-by: Alexandre Torgue <alexandre.torgue@foss.st.com>
2022-09-12ARM: dts: stm32: Add timer interrupts on stm32mp15Uwe Kleine-König1-0/+34
The timer units in the stm32mp15x CPUs have interrupts, depending on the timer flavour either one "global" or four dedicated ones. Add the irqs to the timer units on stm32mp15x. Signed-off-by: Uwe Kleine-König <u.kleine-koenig@pengutronix.de> Signed-off-by: Alexandre Torgue <alexandre.torgue@foss.st.com>
2022-09-12ARM: dts: stm32: add pinctrl and disabled spi5 node in stm32mp135f-dkAlain Volmat2-0/+30
Add pinctrl information and a disabled spi5 node within stm32mp135f-dk.dts in order to use the spi5 bus which is available via the GPIO expansion pins of the STM32MP135 Discovery board. Signed-off-by: Alain Volmat <alain.volmat@foss.st.com> Signed-off-by: Alexandre Torgue <alexandre.torgue@foss.st.com>
2022-09-12ARM: dts: stm32: add spi nodes into stm32mp131.dtsiAlain Volmat1-0/+70
Add the 5 instances of spi busses supported by the stm32mp131. Signed-off-by: Alain Volmat <alain.volmat@foss.st.com> Signed-off-by: Alexandre Torgue <alexandre.torgue@foss.st.com>
2022-09-12ARM: dts: stm32: enable i2c1 and i2c5 on stm32mp135f-dk.dtsAlain Volmat2-0/+60
Enable the two i2c busses i2c1 and i2c5 available on the stm32mp135f-dk Discovery board. Signed-off-by: Alain Volmat <alain.volmat@foss.st.com> Signed-off-by: Alexandre Torgue <alexandre.torgue@foss.st.com>
2022-09-12ARM: dts: stm32: add i2c nodes into stm32mp131.dtsiAlain Volmat1-0/+90
Add the 5 instances of i2c busses supported by the stm32mp131. Signed-off-by: Alain Volmat <alain.volmat@foss.st.com> Signed-off-by: Alexandre Torgue <alexandre.torgue@foss.st.com>
2022-09-12ARM: dts: imx: update sdma node name formatJoy Zou11-11/+11
Node names should be generic, so change the sdma node name format 'sdma' into 'dma-controller'. Acked-by: Fabio Estevam <festevam@gmail.com> Signed-off-by: Joy Zou <joy.zou@nxp.com> Signed-off-by: Shawn Guo <shawnguo@kernel.org>
2022-09-10ARM: dts: rockchip: restyle emac nodesJohan Jonker7-36/+51
The emac_rockchip.txt file is converted to YAML. Phy nodes are now a subnode of mdio, so restyle the emac nodes of rk3036/rk3066/rk3188. Signed-off-by: Johan Jonker <jbx6244@gmail.com> Link: https://lore.kernel.org/r/20220603163539.537-3-jbx6244@gmail.com Signed-off-by: Heiko Stuebner <heiko@sntech.de>
2022-09-10ARM: dts: rockchip: fix rk3036 emac node compatible stringJohan Jonker1-1/+1
The Linux kernel has no logic to decide which driver to probe first. To prevent race conditions remove the rk3036 emac node fall back compatible string. Signed-off-by: Johan Jonker <jbx6244@gmail.com> Link: https://lore.kernel.org/r/20220603163539.537-2-jbx6244@gmail.com Signed-off-by: Heiko Stuebner <heiko@sntech.de>
2022-09-09ARM: dts: r9a06g032-rzn1d400-db: Enable CAN1Biju Das1-0/+28
The CN10/CN11 on RZ/N1-EB board are headers to add jumpers to select which CAN interface to route to the real CAN connector J16. For a normal use case either we need to wire CAN1 or CAN2, but not both. This patch enables CAN1 and disables CAN2 by default assuming CN10/CN11 is wired for CAN1. Signed-off-by: Biju Das <biju.das.jz@bp.renesas.com> Link: https://lore.kernel.org/r/20220902062752.56841-1-biju.das.jz@bp.renesas.com Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
2022-09-09ARM: dts: r9a06g032: Add CAN{0,1} nodesBiju Das1-0/+20
Add CAN{0,1} nodes to R9A06G032 (RZ/N1) SoC DTSI. Signed-off-by: Biju Das <biju.das.jz@bp.renesas.com> Link: https://lore.kernel.org/r/20220830164518.1381632-3-biju.das.jz@bp.renesas.com Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
2022-09-08ARM: dts: fix Moxa SDIO 'compatible', remove 'sdhci' misnomerSergei Antonov2-3/+3
Driver moxart-mmc.c has .compatible = "moxa,moxart-mmc". But moxart .dts/.dtsi and the documentation file moxa,moxart-dma.txt contain compatible = "moxa,moxart-sdhci". Change moxart .dts/.dtsi files and moxa,moxart-dma.txt to match the driver. Replace 'sdhci' with 'mmc' in names too, since SDHCI is a different controller from FTSDC010. Suggested-by: Arnd Bergmann <arnd@arndb.de> Signed-off-by: Sergei Antonov <saproj@gmail.com> Cc: Jonas Jensen <jonas.jensen@gmail.com> Link: https://lore.kernel.org/r/20220907175341.1477383-1-saproj@gmail.com' Signed-off-by: Arnd Bergmann <arnd@arndb.de>
2022-09-07ARM: dts: am335x-netcom: add GPIO names for NetCom Plus 2-port devicesYegor Yefremov1-0/+144
Add GPIO names for SoC lines. Signed-off-by: Yegor Yefremov <yegorslists@googlemail.com> Message-Id: <20220726083444.10159-5-yegorslists@googlemail.com> Signed-off-by: Tony Lindgren <tony@atomide.com>
2022-09-07ARM: dts: am335x-netcom: add GPIO names for NetCom Plus 8-port devicesYegor Yefremov1-0/+156
Add GPIO names for both SoC and TCA6416 lines. Signed-off-by: Yegor Yefremov <yegorslists@googlemail.com> Message-Id: <20220726083444.10159-4-yegorslists@googlemail.com> Signed-off-by: Tony Lindgren <tony@atomide.com>
2022-09-07ARM: dts: am335x-netcan: add GPIO names for NetCAN Plus deviceYegor Yefremov1-0/+144
Add GPIO names for SoC lines. Signed-off-by: Yegor Yefremov <yegorslists@googlemail.com> Message-Id: <20220726083444.10159-3-yegorslists@googlemail.com> Signed-off-by: Tony Lindgren <tony@atomide.com>
2022-09-07ARM: dts: am335x-baltos: add GPIO names for ir2110 deviceYegor Yefremov1-0/+144
Add GPIO names for SoC lines. Signed-off-by: Yegor Yefremov <yegorslists@googlemail.com> Message-Id: <20220726083444.10159-2-yegorslists@googlemail.com> Signed-off-by: Tony Lindgren <tony@atomide.com>
2022-09-07ARM: dts: am335x-baltos: add GPIO names for ir3220 and ir5221 devicesYegor Yefremov2-0/+296
Add GPIO names for both SoC and TCA6416 lines. Signed-off-by: Yegor Yefremov <yegorslists@googlemail.com> Message-Id: <20220726083444.10159-1-yegorslists@googlemail.com> Signed-off-by: Tony Lindgren <tony@atomide.com>
2022-09-07ARM: dts: am335x-baltos: change nand-xfer-typeYegor Yefremov1-1/+1
Use "prefetch-dma" instead of "polled". Signed-off-by: Yegor Yefremov <yegorslists@googlemail.com> Message-Id: <20220705122355.14854-1-yegorslists@googlemail.com> Acked-by: Roger Quadros <rogerq@kernel.org> Signed-off-by: Tony Lindgren <tony@atomide.com>
2022-09-06Merge branch 'am5748-fix' into fixesTony Lindgren548-3892/+9795
2022-09-06ARM: dts: am5748: keep usb4_tm disabledRomain Naour1-0/+4
Commit bcbb63b80284 ("ARM: dts: dra7: Separate AM57 dtsi files") disabled usb4_tm for am5748 devices since USB4 IP is not present in this SoC. The commit log explained the difference between AM5 and DRA7 families: AM5 and DRA7 SoC families have different set of modules in them so the SoC sepecific dtsi files need to be separated. e.g. Some of the major differences between AM576 and DRA76 DRA76x AM576x USB3 x USB4 x ATL x VCP x MLB x ISS x PRU-ICSS1 x PRU-ICSS2 x Then commit 176f26bcd41a ("ARM: dts: Add support for dra762 abz package") removed usb4_tm part from am5748.dtsi and introcuded new ti-sysc errors in dmesg: ti-sysc 48940000.target-module: clock get error for fck: -2 ti-sysc: probe of 48940000.target-module failed with error -2 Fixes: 176f26bcd41a ("ARM: dts: Add support for dra762 abz package") Signed-off-by: Romain Naour <romain.naour@skf.com> Signed-off-by: Romain Naour <romain.naour@smile.fr> Message-Id: <20220823072742.351368-1-romain.naour@smile.fr> Reviewed-by: Roger Quadros <rogerq@kernel.org> Signed-off-by: Tony Lindgren <tony@atomide.com>
2022-09-05ARM: dts: imx6: skov: migrate to resistive-adc-touchOleksij Rempel1-20/+45
Start to use more generic resistive-adc-touch node. ti,tsc2046 is an ADC controller used for resistive touchscreen. So, define it as ADC and attach resistive-adc-touch to it. Signed-off-by: Oleksij Rempel <o.rempel@pengutronix.de> Signed-off-by: Shawn Guo <shawnguo@kernel.org>
2022-09-05ARM: dts: imx6sx-udoo-neo: don't use multiple blank linesMarcel Ziswiler1-8/+6
This fixes the following warning: arch/arm/boot/dts/imx6sx-udoo-neo.dtsi:309: check: Please don't use multiple blank lines While at it, use tabs indent for some pinctrl entries. Signed-off-by: Marcel Ziswiler <marcel.ziswiler@toradex.com> Signed-off-by: Shawn Guo <shawnguo@kernel.org>
2022-09-05ARM: dts: imx6sl: use tabs for code indentMarcel Ziswiler1-10/+10
This fixes the following error: arch/arm/boot/dts/imx6sl.dtsi:714: error: code indent should use tabs where possible Signed-off-by: Marcel Ziswiler <marcel.ziswiler@toradex.com> Signed-off-by: Shawn Guo <shawnguo@kernel.org>
2022-09-05ARM: dts: imx6sx: add missing properties for sramAlexander Stein1-0/+6
All 3 properties are required by sram.yaml. Fixes the dtbs_check warning: sram@900000: '#address-cells' is a required property sram@900000: '#size-cells' is a required property sram@900000: 'ranges' is a required property Signed-off-by: Alexander Stein <alexander.stein@ew.tq-group.com> Signed-off-by: Shawn Guo <shawnguo@kernel.org>
2022-09-05ARM: dts: imx6sll: add missing properties for sramAlexander Stein1-0/+3
All 3 properties are required by sram.yaml. Fixes the dtbs_check warning: sram@900000: '#address-cells' is a required property sram@900000: '#size-cells' is a required property sram@900000: 'ranges' is a required property Signed-off-by: Alexander Stein <alexander.stein@ew.tq-group.com> Signed-off-by: Shawn Guo <shawnguo@kernel.org>
2022-09-05ARM: dts: imx6sl: add missing properties for sramAlexander Stein1-0/+3
All 3 properties are required by sram.yaml. Fixes the dtbs_check warning: sram@900000: '#address-cells' is a required property sram@900000: '#size-cells' is a required property sram@900000: 'ranges' is a required property Signed-off-by: Alexander Stein <alexander.stein@ew.tq-group.com> Signed-off-by: Shawn Guo <shawnguo@kernel.org>
2022-09-05ARM: dts: imx6qp: add missing properties for sramAlexander Stein1-0/+6
All 3 properties are required by sram.yaml. Fixes the dtbs_check warning: sram@940000: '#address-cells' is a required property sram@940000: '#size-cells' is a required property sram@940000: 'ranges' is a required property Signed-off-by: Alexander Stein <alexander.stein@ew.tq-group.com> Signed-off-by: Shawn Guo <shawnguo@kernel.org>
2022-09-05ARM: dts: imx6dl: add missing properties for sramAlexander Stein1-0/+3
All 3 properties are required by sram.yaml. Fixes the dtbs_check warning: sram@900000: '#address-cells' is a required property sram@900000: '#size-cells' is a required property sram@900000: 'ranges' is a required property Signed-off-by: Alexander Stein <alexander.stein@ew.tq-group.com> Signed-off-by: Shawn Guo <shawnguo@kernel.org>
2022-09-05ARM: dts: imx6q: add missing properties for sramAlexander Stein1-0/+3
All 3 properties are required by sram.yaml. Fixes the dtbs_check warning: sram@900000: '#address-cells' is a required property sram@900000: '#size-cells' is a required property sram@900000: 'ranges' is a required property Signed-off-by: Alexander Stein <alexander.stein@ew.tq-group.com> Signed-off-by: Shawn Guo <shawnguo@kernel.org>
2022-09-03ARM: dts: imx7ulp: Add IPG clock for lpi2cPeng Fan1-4/+6
LPI2C requires two clocks, add the missed IPG clock. Reviewed-by: Dong Aisheng <aisheng.dong@nxp.com> Signed-off-by: Peng Fan <peng.fan@nxp.com> Signed-off-by: Shawn Guo <shawnguo@kernel.org>
2022-09-03ARM: dts: imx7ulp: update the LPI2C clock-namesPeng Fan1-2/+2
The clock name should be per clock, not ipg clock. Reviewed-by: Dong Aisheng <aisheng.dong@nxp.com> Signed-off-by: Peng Fan <peng.fan@nxp.com> Signed-off-by: Shawn Guo <shawnguo@kernel.org>
2022-09-03ARM: dts: vf610: ddr pinmuxMarcel Ziswiler1-0/+50
Add DDR pinmux which may be used in U-Boot after synchronising all them device trees (and includes) from Linux. Signed-off-by: Marcel Ziswiler <marcel.ziswiler@toradex.com> Signed-off-by: Shawn Guo <shawnguo@kernel.org>
2022-09-02ARM: dts: armada-38x: Add gpio-ranges for pin muxingPali Rohár1-0/+2
GPIOs are configured by pinmux driver, so add corresponding references. Fixes: 0d3d96ab0059 ("ARM: mvebu: add Device Tree description of the Armada 380/385 SoCs") Signed-off-by: Pali Rohár <pali@kernel.org> Signed-off-by: Gregory CLEMENT <gregory.clement@bootlin.com>
2022-09-02ARM: dts: dove: Add definitions for PCIe error interruptsPali Rohár1-4/+4
First PCIe controller on Dove SoC reports error interrupt via IRQ 15 and second PCIe controller via IRQ 17. Signed-off-by: Pali Rohár <pali@kernel.org> Reviewed-by: Andrew Lunn <andrew@lunn.ch> Signed-off-by: Gregory CLEMENT <gregory.clement@bootlin.com>
2022-09-02ARM: dts: kirkwood: Add definitions for PCIe error interruptsPali Rohár4-10/+10
First PCIe controller on Kirkwood SoC reports error interrupt via IRQ 44 and second PCIe controller via IRQ 45. Signed-off-by: Pali Rohár <pali@kernel.org> Reviewed-by: Andrew Lunn <andrew@lunn.ch> Signed-off-by: Gregory CLEMENT <gregory.clement@bootlin.com>
2022-09-02ARM: dts: armada-39x.dtsi: Add definitions for PCIe legacy INTx interruptsPali Rohár1-8/+48
Add definitions for PCIe legacy INTx interrupts. This is required for example in a scenario where a driver requests only one of the legacy interrupts (INTA). Without this, the driver would be notified on events on all 4 (INTA, INTB, INTC, INTD), even if it requested only one of them. Signed-off-by: Pali Rohár <pali@kernel.org> Signed-off-by: Marek Behún <kabel@kernel.org> Signed-off-by: Gregory CLEMENT <gregory.clement@bootlin.com>
2022-09-02ARM: dts: armada-380.dtsi: Add definitions for PCIe legacy INTx interruptsPali Rohár1-6/+36
Add definitions for PCIe legacy INTx interrupts. This is required for example in a scenario where a driver requests only one of the legacy interrupts (INTA). Without this, the driver would be notified on events on all 4 (INTA, INTB, INTC, INTD), even if it requested only one of them. Signed-off-by: Pali Rohár <pali@kernel.org> Signed-off-by: Marek Behún <kabel@kernel.org> Signed-off-by: Gregory CLEMENT <gregory.clement@bootlin.com>
2022-09-02ARM: dts: armada-375.dtsi: Add definitions for PCIe legacy INTx interruptsPali Rohár1-4/+24
Add definitions for PCIe legacy INTx interrupts. This is required for example in a scenario where a driver requests only one of the legacy interrupts (INTA). Without this, the driver would be notified on events on all 4 (INTA, INTB, INTC, INTD), even if it requested only one of them. Signed-off-by: Pali Rohár <pali@kernel.org> Signed-off-by: Marek Behún <kabel@kernel.org> Signed-off-by: Gregory CLEMENT <gregory.clement@bootlin.com>
2022-09-02ARM: dts: armada-xp-mv78460.dtsi: Add definitions for PCIe legacy INTx ↵Pali Rohár1-20/+120
interrupts Add definitions for PCIe legacy INTx interrupts. This is required for example in a scenario where a driver requests only one of the legacy interrupts (INTA). Without this, the driver would be notified on events on all 4 (INTA, INTB, INTC, INTD), even if it requested only one of them. Signed-off-by: Pali Rohár <pali@kernel.org> Signed-off-by: Marek Behún <kabel@kernel.org> Signed-off-by: Gregory CLEMENT <gregory.clement@bootlin.com>
2022-09-02ARM: dts: armada-xp-mv78260.dtsi: Add definitions for PCIe legacy INTx ↵Pali Rohár1-18/+108
interrupts Add definitions for PCIe legacy INTx interrupts. This is required for example in a scenario where a driver requests only one of the legacy interrupts (INTA). Without this, the driver would be notified on events on all 4 (INTA, INTB, INTC, INTD), even if it requested only one of them. Signed-off-by: Pali Rohár <pali@kernel.org> Signed-off-by: Marek Behún <kabel@kernel.org> Signed-off-by: Gregory CLEMENT <gregory.clement@bootlin.com>
2022-09-02ARM: dts: armada-xp-mv78230.dtsi: Add definitions for PCIe legacy INTx ↵Pali Rohár1-10/+60
interrupts Add definitions for PCIe legacy INTx interrupts. This is required for example in a scenario where a driver requests only one of the legacy interrupts (INTA). Without this, the driver would be notified on events on all 4 (INTA, INTB, INTC, INTD), even if it requested only one of them. Signed-off-by: Pali Rohár <pali@kernel.org> Signed-off-by: Marek Behún <kabel@kernel.org> Signed-off-by: Gregory CLEMENT <gregory.clement@bootlin.com>
2022-09-02ARM: dts: armada-xp-98dx3236.dtsi: Add definitions for PCIe legacy INTx ↵Pali Rohár1-2/+12
interrupts Add definitions for PCIe legacy INTx interrupts. This is required for example in a scenario where a driver requests only one of the legacy interrupts (INTA). Without this, the driver would be notified on events on all 4 (INTA, INTB, INTC, INTD), even if it requested only one of them. Signed-off-by: Pali Rohár <pali@kernel.org> Signed-off-by: Marek Behún <kabel@kernel.org> Signed-off-by: Gregory CLEMENT <gregory.clement@bootlin.com>
2022-09-02ARM: dts: armada-370.dtsi: Add definitions for PCIe legacy INTx interruptsPali Rohár1-4/+24
Add definitions for PCIe legacy INTx interrupts. This is required for example in a scenario where a driver requests only one of the legacy interrupts (INTA). Without this, the driver would be notified on events on all 4 (INTA, INTB, INTC, INTD), even if it requested only one of them. Signed-off-by: Pali Rohár <pali@kernel.org> Signed-off-by: Marek Behún <kabel@kernel.org> Signed-off-by: Gregory CLEMENT <gregory.clement@bootlin.com>
generated by cgit v1.2.3 (git 2.39.0) at 2025-10-02 01:30:34 +0300