summaryrefslogtreecommitdiff
path: root/arch/arm/boot/dts/intel-ixp45x-ixp46x.dtsi
AgeCommit message (Collapse)AuthorFilesLines
2021-09-08ARM: dts: Add PTP timesource to the IXP456xLinus Walleij1-0/+8
This adds the PTP timesource to the IXP45x and IXP46x platforms. Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
2021-08-09ARM: dts: ixp4xx: Use the expansion busLinus Walleij1-0/+11
Replace the "simple-bus" simplification by the proper bus for IXP4xx memory or device expansion. Use chip-select addressing with two address cells on all the flashes mounted on the IXP4xx devices. This includes all flash chips. Change the unit-name from @50000000 to @c4000000 as the DTS validation screams. The registers for controlling the bus are at c4000000 but the actual memory windows and ranges are at 50000000. Well it is just syntax, we can live with it. Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
2021-05-21ARM: dts: Fix up the IXP4xx ethernet nodesLinus Walleij1-11/+0
All of IXP4xx SoCs has an EthA at 0xc800c000 so move this from the IXP[56]x to the IXP4xx DTSI. Then add the second ethernet port on the Cambria GW2358-4 on EthA. Reported-by: Zoltan HERPAI <wigyori@uid0.hu> Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
2021-05-11ARM: dts: ixp4xx: Add ethernetLinus Walleij1-0/+44
This adds ethernet to the IXP4xx device trees. Cc: Zoltan HERPAI <wigyori@uid0.hu> Cc: Raylynn Knight <rayknight@me.com> Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
2019-04-23ARM: dts: Add some initial IXP4xx device treesLinus Walleij1-0/+34
This adds a device tree for the IXP4xx-based Linksys NSLU2 and Gateworks GW2358 which encompass the Gateworks Cambria family. These will be the first IXP4xx device tree platforms. Signed-off-by: Linus Walleij <linus.walleij@linaro.org>