summaryrefslogtreecommitdiff
path: root/Documentation/devicetree/bindings/riscv
AgeCommit message (Expand)AuthorFilesLines
2023-04-29Merge tag 'riscv-for-linus-6.4-mw1' of git://git.kernel.org/pub/scm/linux/ker...Linus Torvalds1-0/+6
2023-04-27Merge tag 'devicetree-for-6.4-1' of git://git.kernel.org/pub/scm/linux/kernel...Linus Torvalds1-170/+0
2023-04-26dt-bindings: riscv: add sv57 mmu-typeConor Dooley1-0/+1
2023-04-14Merge tag 'sunxi-dt-for-6.4-1' of https://git.kernel.org/pub/scm/linux/kernel...Arnd Bergmann1-0/+5
2023-04-05dt-bindings: riscv: Add SiFive S7 compatibleHal Feng1-0/+1
2023-04-04dt-bindings: move cache controller bindings to a cache directoryConor Dooley1-170/+0
2023-03-27dt-bindings: arm: sunxi: document MangoPi MQ-R board namesAndre Przywara1-0/+5
2023-03-15dt-bindings: riscv: Document cboz-block-sizeAndrew Jones1-0/+5
2023-02-27Merge tag 'soc-drivers-6.3' of git://git.kernel.org/pub/scm/linux/kernel/git/...Linus Torvalds1-1/+8
2023-02-25Merge tag 'riscv-for-linus-6.3-mw1' of git://git.kernel.org/pub/scm/linux/ker...Linus Torvalds1-0/+6
2023-02-25Merge tag 'devicetree-for-6.3' of git://git.kernel.org/pub/scm/linux/kernel/g...Linus Torvalds1-2/+1
2023-02-21dt-bindings: drop Sagar Kadam from SiFive binding maintainershipConor Dooley1-2/+1
2023-02-21Merge tag 'soc-dt-6.3' of git://git.kernel.org/pub/scm/linux/kernel/git/soc/socLinus Torvalds3-0/+76
2023-02-17dt-bindings: riscv: correct starfive visionfive 2 compatiblesConor Dooley1-2/+2
2023-02-15dt-bindings: riscv: add a capacity-dmips-mhz cpu propertyConor Dooley1-0/+6
2023-01-31Merge tag 'sunxi-dt-for-6.3-1' of https://git.kernel.org/pub/scm/linux/kernel...Arnd Bergmann1-0/+69
2023-01-28dt-bindings: riscv: Add Allwinner D1/D1s board compatiblesSamuel Holland1-0/+69
2023-01-25Merge patch series "Add a devicetree for the Aldec PolarFire SoC TySoM"Conor Dooley1-0/+1
2023-01-21dt-bindings: riscv: microchip: document the Aldec TySoMConor Dooley1-0/+1
2023-01-06Merge patch series "riscv,isa fixups"Palmer Dabbelt1-1/+1
2023-01-06dt-bindings: riscv: fix single letter canonical orderConor Dooley1-1/+1
2023-01-06dt-bindings: riscv: fix underscore requirement for multi-letter extensionsConor Dooley1-1/+1
2022-12-27dt-bindings: sifive,ccache0: Support StarFive JH7110 SoCEmil Renner Berthing1-1/+8
2022-12-27dt-bindings: riscv: Add StarFive JH7110 SoC and VisionFive 2 boardEmil Renner Berthing1-0/+6
2022-12-16dt-bindings: drop redundant part of title (manual)Krzysztof Kozlowski1-1/+1
2022-11-23Merge tag 'riscv-dt-for-v6.2-mw0' of https://git.kernel.org/pub/scm/linux/ker...Arnd Bergmann2-1/+5
2022-11-20Merge branch 'riscv-thead_c9xx' into riscv-dt-for-nextConor Dooley1-0/+2
2022-11-20dt-bindings: riscv: Add T-HEAD C906 and C910 compatiblesSamuel Holland1-0/+2
2022-11-10dt-bindings: riscv: Add Andes AX45MP core to the listLad Prabhakar1-0/+1
2022-11-10dt-bindings: riscv: Sort the CPU core list alphabeticallyLad Prabhakar1-5/+5
2022-11-04dt-bindings: riscv: starfive: Add StarFive VisionFive V1 boardCristian Ciocaltea1-1/+3
2022-10-14Merge tag 'riscv-for-linus-6.1-mw2' of git://git.kernel.org/pub/scm/linux/ker...Linus Torvalds3-16/+41
2022-10-13Merge patch series "Use composable cache instead of L2 cache"Palmer Dabbelt1-5/+23
2022-10-13dt-bindings: sifive-ccache: change Sifive L2 cache to Composable cacheZong Li1-5/+23
2022-10-13Merge patch series "Fix dt-validate issues on qemu dtbdumps due to dt-bindings"Palmer Dabbelt1-3/+2
2022-10-13dt-bindings: riscv: add new riscv,isa strings for emulatorsConor Dooley1-3/+2
2022-10-13Merge tag 'dt-for-palmer-v6.1-mw1' of git://git.kernel.org/pub/scm/linux/kern...Palmer Dabbelt1-6/+14
2022-10-11dt-bindings: riscv: update microchip.yaml's maintainershipConor Dooley1-2/+2
2022-10-10Merge tag 'devicetree-for-6.1' of git://git.kernel.org/pub/scm/linux/kernel/g...Linus Torvalds1-1/+1
2022-09-27dt-bindings: riscv: microchip: document the sev kitShravan Chippa1-0/+1
2022-09-27dt-bindings: riscv: microchip: document the aries m100pfsevpConor Dooley1-0/+1
2022-09-27dt-bindings: riscv: microchip: document icicle reference designConor Dooley1-6/+12
2022-08-31dt-bindings: riscv: sifive-l2: add a PolarFire SoC compatibleConor Dooley1-30/+49
2022-08-25dt-bindings: Remove 'Device Tree Bindings' from end of title:Andrew Lunn1-1/+1
2022-08-12dt-bindings: riscv: fix SiFive l2-cache's cache-setsConor Dooley1-1/+5
2022-07-29dt-bindings: riscv: document cbom-block-sizeHeiko Stuebner1-0/+5
2022-06-02dt-bindings: riscv: microchip: add polarberry compatible stringConor Dooley1-0/+1
2022-06-02dt-bindings: riscv: microchip: document icicle reference designConor Dooley1-0/+1
2022-04-02dt-bindings: Fix phandle-array issues in the idle-states bindingsPalmer Dabbelt1-0/+2
2022-03-31RISC-V CPU Idle SupportPalmer Dabbelt1-0/+6
generated by cgit v1.2.3 (git 2.39.0) at 2025-01-10 20:46:08 +0300