summaryrefslogtreecommitdiff
AgeCommit message (Expand)AuthorFilesLines
2018-05-25s390: add assembler macros for CPU alternativesMartin Schwidefsky1-0/+108
2018-05-25ext2: fix a block leakAl Viro1-10/+0
2018-05-25vmxnet3: use DMA memory barriers where requiredhpreg@vmware.com1-0/+22
2018-05-25vmxnet3: set the DMA mask before the first DMA map operationhpreg@vmware.com1-25/+25
2018-05-25tcp: purge write queue in tcp_connect_init()Eric Dumazet1-2/+5
2018-05-25sock_diag: fix use-after-free read in __sk_freeEric Dumazet1-1/+1
2018-05-25packet: in packet_snd start writing at link layer allocationWillem de Bruijn1-1/+3
2018-05-25net: test tailroom before appending to linear skbWillem de Bruijn2-2/+4
2018-05-25net/mlx4_core: Fix error handling in mlx4_init_port_info.Tarick Bedeir1-1/+3
2018-05-22Linux 4.9.102v4.9.102Greg Kroah-Hartman1-1/+1
2018-05-22x86/bugs: Rename SSBD_NO to SSB_NOKonrad Rzeszutek Wilk2-2/+2
2018-05-22KVM: SVM: Implement VIRT_SPEC_CTRL support for SSBDTom Lendacky7-18/+59
2018-05-22x86/speculation, KVM: Implement support for VIRT_SPEC_CTRL/LS_CFGThomas Gleixner2-0/+36
2018-05-22x86/bugs: Rework spec_ctrl base and mask logicThomas Gleixner1-7/+19
2018-05-22x86/bugs: Remove x86_spec_ctrl_set()Thomas Gleixner2-13/+2
2018-05-22x86/bugs: Expose x86_spec_ctrl_base directlyThomas Gleixner3-24/+6
2018-05-22x86/bugs: Unify x86_spec_ctrl_{set_guest,restore_host}Borislav Petkov2-49/+44
2018-05-22x86/speculation: Rework speculative_store_bypass_update()Thomas Gleixner3-4/+9
2018-05-22x86/speculation: Add virtualized speculative store bypass disable supportTom Lendacky4-2/+18
2018-05-22x86/bugs, KVM: Extend speculation control for VIRT_SPEC_CTRLThomas Gleixner4-9/+36
2018-05-22x86/speculation: Handle HT correctly on AMDThomas Gleixner3-6/+130
2018-05-22x86/cpufeatures: Add FEATURE_ZENThomas Gleixner2-0/+3
2018-05-22x86/cpu/AMD: Fix erratum 1076 (CPB bit)Borislav Petkov1-0/+11
2018-05-22x86/cpufeatures: Disentangle SSBD enumerationThomas Gleixner6-14/+14
2018-05-22x86/cpufeatures: Disentangle MSR_SPEC_CTRL enumeration from IBRSThomas Gleixner4-9/+21
2018-05-22x86/speculation: Use synthetic bits for IBRS/IBPB/STIBPBorislav Petkov4-15/+25
2018-05-22KVM: SVM: Move spec control call after restore of GSThomas Gleixner1-12/+12
2018-05-22x86/cpu: Make alternative_msr_write work for 32-bit codeJim Mattson1-2/+2
2018-05-22x86/bugs: Fix the parameters alignment and missing voidKonrad Rzeszutek Wilk1-2/+2
2018-05-22x86/bugs: Make cpu_show_common() staticJiri Kosina1-1/+1
2018-05-22x86/bugs: Fix __ssb_select_mitigation() return typeJiri Kosina1-1/+1
2018-05-22Documentation/spec_ctrl: Do some minor cleanupsBorislav Petkov1-12/+12
2018-05-22proc: Use underscores for SSBD in 'status'Konrad Rzeszutek Wilk1-1/+1
2018-05-22x86/bugs: Rename _RDS to _SSBDKonrad Rzeszutek Wilk12-50/+50
2018-05-22x86/speculation: Make "seccomp" the default mode for Speculative Store BypassKees Cook3-18/+41
2018-05-22seccomp: Move speculation migitation control to arch codeThomas Gleixner3-24/+22
2018-05-22seccomp: Add filter flag to opt-out of SSB mitigationKees Cook4-11/+93
2018-05-22seccomp: Use PR_SPEC_FORCE_DISABLEThomas Gleixner1-1/+1
2018-05-22prctl: Add force disable speculationThomas Gleixner5-23/+59
2018-05-22x86/bugs: Make boot modes __ro_after_initKees Cook1-2/+3
2018-05-22seccomp: Enable speculation flaw mitigationsKees Cook1-0/+17
2018-05-22proc: Provide details on speculation flaw mitigationsKees Cook1-1/+23
2018-05-22nospec: Allow getting/setting on non-current taskKees Cook3-17/+26
2018-05-22x86/speculation: Add prctl for Speculative Store Bypass mitigationThomas Gleixner3-11/+79
2018-05-22x86/process: Allow runtime control of Speculative Store BypassThomas Gleixner5-8/+66
2018-05-22x86/process: Optimize TIF_NOTSC switchThomas Gleixner2-18/+14
2018-05-22x86/process: Correct and optimize TIF_BLOCKSTEP switchKyle Huey2-5/+8
2018-05-22x86/process: Optimize TIF checks in __switch_to_xtra()Kyle Huey1-23/+31
2018-05-22prctl: Add speculation control prctlsThomas Gleixner4-0/+124
2018-05-22x86/speculation: Create spec-ctrl.h to avoid include hellThomas Gleixner6-18/+25
generated by cgit v1.2.3 (git 2.39.0) at 2025-01-05 10:28:53 +0300