summaryrefslogtreecommitdiff
AgeCommit message (Expand)AuthorFilesLines
2010-11-09drm/i915: Fix unload after failed initialisationChris Wilson1-9/+12
2010-11-09drm/i915: POSTING_READs are simply flushes and so irrelevant to tracingChris Wilson2-5/+7
2010-11-08drm/i915: filter out the read/write of GPIO registers from debug tracingYuanhan Liu1-12/+13
2010-11-08drm/i915: Add untraced register read/write interfaceYuanhan Liu1-0/+5
2010-11-08drm/i915: trace down all the register write and readYuanhan Liu2-8/+76
2010-11-08drm/i915: Apply display workaround required according to the B-Spec.Eric Anholt2-0/+6
2010-11-08drm/i915: Apply B-spec mandated workaround for read flushes on Ironlake.Eric Anholt2-0/+19
2010-11-07drm/i915/ringbuffer: Ignore failure to setup the ring on SandybridgeChris Wilson1-8/+24
2010-11-07drm/i915/ringbuffer: Be consistent in use of ring->size when initialisingChris Wilson1-1/+1
2010-11-07drm/i915: Handle GPU hangs during fault gracefully.Chris Wilson1-1/+2
2010-11-04drm/i915: kill mappable/fenceable disdinctionDaniel Vetter5-55/+56
2010-11-04drm/i915: revert pageflip/mappable related abi breakageDaniel Vetter1-2/+1
2010-11-04Merge branch 'drm-intel-fixes' into drm-intel-nextChris Wilson4-25/+42
2010-11-04agp/intel: fix cache control for sandybridgeZhenyu Wang1-2/+2
2010-11-04agp/intel: restore cache behavior on sandybridgeZhenyu Wang1-1/+1
2010-11-04drm/i915; Don't apply Ironlake FDI clock workaround to SandybridgeZhenyu Wang2-3/+5
2010-11-04drm/i915: Fix KMS regression on Sandybridge/CPTZhenyu Wang1-21/+33
2010-11-04i915: reprogram power monitoring registers on resumeKyle McMartin2-1/+4
2010-11-03drm/i915: Ensure that if we ever try to pin+fence it is mappable.Chris Wilson2-1/+3
2010-11-02drm/i915: Drop the iomem accessors when writing to the kmapped blt batchChris Wilson1-3/+3
2010-11-02Merge branch 'drm-intel-fixes' into drm-intel-nextChris Wilson2-6/+5
2010-11-02drm/i915: SNB BLT workaroundChris Wilson2-3/+116
2010-11-02drm/i915: SNB BLT workaroundZou Nan hai2-3/+123
2010-11-02agp/intel: restore cache behavior on sandybridgeZhenyu Wang1-1/+1
2010-11-02agp/intel: fix cache control for sandybridgeZhenyu Wang1-2/+2
2010-11-02Revert "drm/i915: add MMIO debug output"Chris Wilson1-28/+2
2010-11-02drm/i915: Fix the graphics frequency clamping at init and when IPS is active.Jesse Barnes1-5/+4
2010-11-02drm/i915: Allow powersave modparam to be adjusted at runtime.Chris Wilson1-1/+1
2010-11-01Merge branch 'drm-intel-fixes' into drm-intel-nextChris Wilson4-9/+7
2010-11-01drm/i915: Apply big hammer to serialise buffer access between ringsChris Wilson1-28/+52
2010-11-01drm/i915: Move the invalidate|flush information out of the device structChris Wilson3-26/+23
2010-11-01drm/i915: Apply big hammer to serialise buffer access between ringsChris Wilson1-23/+52
2010-11-01drm/i915/debugfs: Report ring in error stateChris Wilson3-28/+36
2010-11-01drm/i915: opregion_setup: iounmap correct addressChristoph Fritz1-1/+1
2010-10-31agp/intel: the GMCH is always enabled for integrated processor graphicsChris Wilson1-16/+27
2010-10-31drm/i915: Evict just the purgeable GTT entries on the first passChris Wilson3-40/+25
2010-10-31drm/i915: Fix typo from e5281ccd in i915_gem_attach_phys_object()Chris Wilson1-1/+1
2010-10-30drm/i915: Record BSD engine error stateChris Wilson4-0/+24
2010-10-30drm/i915/ringbuffer: Use the HEAD auto-reporting mechanismChris Wilson1-1/+12
2010-10-30drm/i915: Check if the GPU hung whilst waiting for the ring to clearChris Wilson1-0/+2
2010-10-30drm/i915: Switch to using pci_iounmap in conjunction with pci_iomapChris Wilson1-2/+2
2010-10-30drm/i915/debugfs: Display the contents of the BLT and BSD status pagesChris Wilson1-3/+13
2010-10-29agp/intel: Sandybridge doesn't require GMCH enablingChris Wilson1-7/+30
2010-10-29drm/i915/ringbuffer: Remove duplicate initialisation of ring controlChris Wilson1-11/+1
2010-10-29drm/i915: Record BLT engine error stateChris Wilson4-7/+30
2010-10-29drm/i915/ringbuffer: Disable the ringbuffer on cleanup.Chris Wilson1-0/+8
2010-10-29drm/i915: Remove the duplicate domain-change tracepoint for GPU flushChris Wilson1-6/+0
2010-10-29drm/i915: Only enforce fence limits inside the GTT.Chris Wilson9-155/+197
2010-10-29drm/i915: Convert BUG_ON(pin_count) from an impossible conditionChris Wilson1-13/+3
2010-10-29drm/i915: Do not return -1 from shrinker when nr_to_scan == 0Chris Wilson1-1/+1
generated by cgit v1.2.3 (git 2.39.0) at 2026-04-18 20:00:18 +0300