summaryrefslogtreecommitdiff
AgeCommit message (Expand)AuthorFilesLines
2017-11-02clk: mediatek: Add dt-bindings for MT2712 clocksweiyi.lu@mediatek.com1-0/+427
2017-11-02dt-bindings: ARM: Mediatek: Document bindings for MT2712weiyi.lu@mediatek.com12-0/+75
2017-11-02clk: imx: imx7d: Remove ARM_M0 clockAdriana Reus2-13/+4
2017-11-02clk: imx: imx7d: Fix parent clock for OCRAM_CLKAdriana Reus1-1/+1
2017-11-02clk: imx: clk-imx6ul: allow lcdif_pre_sel to change parent ratePhilipp Zabel1-1/+1
2017-11-02clk: imx6: refine hdmi_isfr's parent to make HDMI work on i.MX6 SoCs w/o VPUSébastien Szymanski1-1/+1
2017-11-02clk: qcom: clk-smd-rpm: add msm8996 rpmclksRajendra Nayak4-0/+101
2017-11-02clk: qcom: Implement RPM clocks for MSM8660/APQ8060Linus Walleij1-0/+93
2017-11-02clk: qcom: Update DT bindings for the MSM8660/APQ8060 RPMCCLinus Walleij2-0/+5
2017-11-02clk: qcom: Elaborate on "active" clocks in the RPM clock bindingsLinus Walleij1-0/+8
2017-11-02clk: qcom: Remove unused RCG opsGeorgi Djakov2-82/+0
2017-11-02clk: at91: utmi: set the mainck rateLudovic Desroches2-14/+83
2017-11-02clk: qcom: common: Migrate to devm_* APIs for resets and clk providersStephen Boyd1-24/+2
2017-11-02clk: Add devm_of_clk_add_hw_provider()/del_provider() APIsStephen Boyd3-0/+66
2017-11-02clk: make clk_init_data constBhumika Goyal6-55/+55
2017-11-02clk: imx: make clk_ops constBhumika Goyal4-5/+5
2017-11-02clk: mmp: make clk_ops constBhumika Goyal3-3/+3
2017-11-02clk: hisilicon: make clk_ops constBhumika Goyal3-4/+4
2017-11-02clk: mxs: make clk_ops constBhumika Goyal2-2/+2
2017-11-02clk: sirf: make clk_ops constBhumika Goyal1-6/+6
2017-11-02clk: spear: make clk_ops constBhumika Goyal4-5/+5
2017-11-02CLK: SPEAr: make aux_clk_masks structures constBhumika Goyal3-3/+3
2017-11-02CLK: SPEAr: make structure field and function argument as constBhumika Goyal2-3/+3
2017-11-02clk: sunxi: explicitly request exclusive reset controlPhilipp Zabel1-1/+1
2017-11-02clk: sunxi: fix build warningCorentin LABBE1-2/+0
2017-11-01clk: hi6220: mark clock cs_atb_syspll as criticalLeo Yan1-1/+1
2017-11-01clk: tegra: Use readl_relaxed_poll_timeout_atomic() in tegra210_clock_init()Nicolin Chen1-2/+2
2017-11-01clk: tegra: dfll: Fix drvdata overwriting issueNicolin Chen3-13/+11
2017-11-01clk: tegra: Fix cclk_lp divisor registerMichał Mirosław1-1/+1
2017-11-01clk: tegra: Bump SCLK clock rate to 216 MHzDmitry Osipenko1-1/+1
2017-11-01clk: tegra: Use common definition of APBDMA clock gateDmitry Osipenko1-5/+1
2017-11-01clk: tegra: Correct parent of the APBDMA clockDmitry Osipenko1-1/+1
2017-11-01clk: tegra: Add AHB DMA clock entryDmitry Osipenko4-0/+4
2017-11-01clk: tegra: Mark APB clock as criticalJon Hunter1-1/+1
2017-11-01Merge tag 'v4.15-rockchip-clk-1' of git://git.kernel.org/pub/scm/linux/kernel...Stephen Boyd5-11/+15
2017-11-01Merge tag 'clk-renesas-for-v4.15-tag2' of git://git.kernel.org/pub/scm/linux/...Stephen Boyd15-36/+217
2017-11-01Merge tag 'meson-clk-for-4.15' of git://github.com/baylibre/clk-meson into cl...Stephen Boyd3-1/+308
2017-11-01Merge tag 'sunxi-clk-for-4.15' of https://git.kernel.org/pub/scm/linux/kernel...Stephen Boyd18-77/+457
2017-10-31Merge tag 'clk-v4.15-exynos-pm' of git://git.kernel.org/pub/scm/linux/kernel/...Stephen Boyd6-9/+284
2017-10-25Merge tag 'clk-v4.15-samsung' of git://git.kernel.org/pub/scm/linux/kernel/gi...Stephen Boyd11-190/+64
2017-10-25Merge tag 'clk-renesas-for-v4.15-tag1' of git://git.kernel.org/pub/scm/linux/...Stephen Boyd9-7/+264
2017-10-20clk: renesas: rcar-gen3: Restore R clock during resumeGeert Uytterhoeven1-2/+11
2017-10-20clk: renesas: rcar-gen3: Restore SDHI clocks during resumeGeert Uytterhoeven1-13/+50
2017-10-20clk: renesas: div6: Restore clock state during resumeGeert Uytterhoeven3-4/+40
2017-10-20clk: renesas: cpg-mssr: Add support to restore core clocks during resumeGeert Uytterhoeven6-11/+23
2017-10-20clk: renesas: cpg-mssr: Restore module clocks during resumeGeert Uytterhoeven1-0/+84
2017-10-20MAINTAINERS: Add git repository to Renesas clock driver sectionGeert Uytterhoeven1-0/+1
2017-10-20clk: renesas: cpg-mssr: Add du1 clock to R8A7745Fabrizio Castro1-0/+1
2017-10-20clk: renesas: rz: clk-rz is meant for RZ/A1Geert Uytterhoeven2-3/+3
2017-10-20clk: meson: gxbb: Add VPU and VAPB clocks dataNeil Armstrong1-0/+292