summaryrefslogtreecommitdiff
AgeCommit message (Expand)AuthorFilesLines
2018-08-15cpu/hotplug: Set CPU_SMT_NOT_SUPPORTED earlyThomas Gleixner3-3/+18
2018-08-15cpu/hotplug: Expose SMT control init functionJiri Kosina2-3/+15
2018-08-15x86/kvm: Allow runtime control of L1D flushThomas Gleixner2-6/+9
2018-08-15x86/kvm: Serialize L1D flush parameter setterThomas Gleixner1-2/+6
2018-08-15x86/kvm: Add static key for flush alwaysThomas Gleixner1-5/+11
2018-08-15x86/kvm: Move l1tf setup functionThomas Gleixner1-46/+77
2018-08-15x86/l1tf: Handle EPT disabled state properThomas Gleixner3-22/+32
2018-08-15x86/kvm: Drop L1TF MSR list approachThomas Gleixner1-36/+7
2018-08-15x86/litf: Introduce vmx status variableThomas Gleixner3-13/+54
2018-08-15cpu/hotplug: Online siblings when SMT control is turned onThomas Gleixner1-2/+24
2018-08-15x86/KVM/VMX: Use MSR save list for IA32_FLUSH_CMD if requiredKonrad Rzeszutek Wilk1-5/+37
2018-08-15x86/KVM/VMX: Extend add_atomic_switch_msr() to allow VMENTER only MSRsKonrad Rzeszutek Wilk1-8/+14
2018-08-15x86/KVM/VMX: Separate the VMX AUTOLOAD guest/host number accountingKonrad Rzeszutek Wilk1-10/+19
2018-08-15x86/KVM/VMX: Add find_msr() helper functionKonrad Rzeszutek Wilk1-13/+18
2018-08-15x86/KVM/VMX: Split the VMX MSR LOAD structures to have an host/guest numbersKonrad Rzeszutek Wilk1-30/+35
2018-08-15kvm: nVMX: Update MSR load counts on a VMCS switchJim Mattson1-0/+11
2018-08-15x86/KVM/VMX: Add L1D flush logicPaolo Bonzini4-1/+36
2018-08-15x86/KVM/VMX: Add L1D MSR based flushPaolo Bonzini2-4/+17
2018-08-15x86/KVM/VMX: Add L1D flush algorithmPaolo Bonzini1-4/+66
2018-08-15x86/KVM/VMX: Add module argument for L1TF mitigationKonrad Rzeszutek Wilk2-2/+75
2018-08-15x86/KVM: Warn user if KVM is loaded SMT and L1TF CPU bug being presentKonrad Rzeszutek Wilk3-0/+26
2018-08-15cpu/hotplug: Boot HT siblings at least onceThomas Gleixner1-24/+48
2018-08-15Revert "x86/apic: Ignore secondary threads if nosmt=force"Thomas Gleixner4-29/+3
2018-08-15x86/speculation/l1tf: Fix up pte->pfn conversion for PAEMichal Hocko1-5/+5
2018-08-15x86/speculation/l1tf: Protect PAE swap entries against L1TFVlastimil Babka2-3/+34
2018-08-15x86/CPU/AMD: Move TOPOEXT reenablement before reading smp_num_siblingsBorislav Petkov1-20/+19
2018-08-15x86/cpufeatures: Add detection of L1D cache flush support.Konrad Rzeszutek Wilk1-0/+1
2018-08-15x86/speculation/l1tf: Extend 64bit swap file size limitVlastimil Babka1-1/+9
2018-08-15x86/apic: Ignore secondary threads if nosmt=forceThomas Gleixner3-1/+23
2018-08-15x86/cpu/AMD: Evaluate smp_num_siblings earlyThomas Gleixner1-1/+14
2018-08-15x86/CPU/AMD: Do not check CPUID max ext level before parsing SMP infoBorislav Petkov1-5/+2
2018-08-15x86/cpu/intel: Evaluate smp_num_siblings earlyThomas Gleixner1-0/+7
2018-08-15x86/cpu/topology: Provide detect_extended_topology_early()Thomas Gleixner2-6/+25
2018-08-15x86/cpu/common: Provide detect_ht_early()Thomas Gleixner2-10/+15
2018-08-15x86/cpu/AMD: Remove the pointless detect_ht() callThomas Gleixner1-4/+0
2018-08-15x86/cpu: Remove the pointless CPU printoutThomas Gleixner2-26/+5
2018-08-15cpu/hotplug: Provide knobs to control SMTThomas Gleixner6-0/+215
2018-08-15cpu/hotplug: Split do_cpu_down()Thomas Gleixner1-9/+8
2018-08-15cpu/hotplug: Make bringup/teardown of smp threads symmetricThomas Gleixner1-2/+1
2018-08-15x86/topology: Provide topology_smt_supported()Thomas Gleixner2-0/+10
2018-08-15x86/smp: Provide topology_is_primary_thread()Thomas Gleixner4-1/+34
2018-08-15x86/bugs: Move the l1tf function and define pr_fmt properlyKonrad Rzeszutek Wilk1-26/+29
2018-08-15x86/speculation/l1tf: Limit swap file size to MAX_PA/2Andi Kleen3-16/+47
2018-08-15x86/speculation/l1tf: Disallow non privileged high MMIO PROT_NONE mappingsAndi Kleen5-7/+113
2018-08-15x86/speculation/l1tf: Add sysfs reporting for l1tfAndi Kleen6-1/+77
2018-08-15x86/speculation/l1tf: Make sure the first page is always reservedAndi Kleen1-0/+6
2018-08-15x86/speculation/l1tf: Protect PROT_NONE PTEs against speculationAndi Kleen5-11/+80
2018-08-15x86/speculation/l1tf: Protect swap entries against L1TFLinus Torvalds1-3/+8
2018-08-15x86/speculation/l1tf: Change order of offset/type in swap entryLinus Torvalds1-11/+20
2018-08-15mm: x86: move _PAGE_SWP_SOFT_DIRTY from bit 7 to bit 1Naoya Horiguchi2-8/+14
generated by cgit v1.2.3 (git 2.39.0) at 2025-01-09 20:59:45 +0300