summaryrefslogtreecommitdiff
path: root/scripts/generate_rust_target.rs
diff options
context:
space:
mode:
authorEmil Renner Berthing <kernel@esmil.dk>2023-04-01 14:19:21 +0300
committerConor Dooley <conor.dooley@microchip.com>2023-04-05 17:43:53 +0300
commit1ec3d20e4e2fef33c618b2ef550cbf3b4728e4cd (patch)
tree185112a160b4990d098cb7702606529a65a1ad2d /scripts/generate_rust_target.rs
parent69bfec7548f4c1595bac0e3ddfc0458a5af31f4c (diff)
downloadlinux-1ec3d20e4e2fef33c618b2ef550cbf3b4728e4cd.tar.xz
reset: starfive: Factor out common JH71X0 reset code
The StarFive JH7100 SoC has additional reset controllers for audio and video, but the registers follow the same structure. On the JH7110 the reset registers don't get their own memory range, but instead follow the clock control registers. The registers still follow the same structure though, so let's factor out the common code to handle all these cases. Tested-by: Tommaso Merciai <tomm.merciai@gmail.com> Reviewed-by: Conor Dooley <conor.dooley@microchip.com> Reviewed-by: Emil Renner Berthing <emil.renner.berthing@canonical.com> Signed-off-by: Emil Renner Berthing <kernel@esmil.dk> Signed-off-by: Hal Feng <hal.feng@starfivetech.com> Signed-off-by: Conor Dooley <conor.dooley@microchip.com>
Diffstat (limited to 'scripts/generate_rust_target.rs')
0 files changed, 0 insertions, 0 deletions