summaryrefslogtreecommitdiff
path: root/drivers/s390/virtio
diff options
context:
space:
mode:
authorImre Deak <imre.deak@intel.com>2023-06-06 20:28:22 +0300
committerTvrtko Ursulin <tvrtko.ursulin@intel.com>2023-06-26 11:17:39 +0300
commita6b4229d858ed4db6ad68854bb8a2f7d5ac9f138 (patch)
tree6418c26bf356090872997fdc2aa6b25fb7c07880 /drivers/s390/virtio
parent274d4b96b12f78cef4f72a97a4967032233f6cae (diff)
downloadlinux-a6b4229d858ed4db6ad68854bb8a2f7d5ac9f138.tar.xz
drm/i915/adlp+: Allow DC states along with PW2 only for PWB functionality
A recent bspec update added a restriction on when DC states can be enabled: [Before enabling DC states:] """ PG2 can be kept enabled only because PGB requires PG2. Do not use PG2 functions, such as type-C DDIs. DMC will dynamically control PG1, PGA, PG2, PGB. """ Accordingly prevent DC states if PW2 (aka PG2) is enabled for any other functionality. Bpsec: 49193 Fixes: 88c487938414 ("drm/i915: Use separate "DC off" power well for ADL-P and DG2") Reported-by: Kai Vehmanen <kai.vehmanen@intel.com> Tested-by: Ambica Pramod <ambica.pramod@intel.com> Reviewed-by: Uma Shankar <uma.shankar@intel.com> Signed-off-by: Imre Deak <imre.deak@intel.com> Link: https://patchwork.freedesktop.org/patch/msgid/20230606172822.1891897-1-imre.deak@intel.com (cherry picked from commit f4e498eb1247d25231198856b57bbae00f403c85) Signed-off-by: Tvrtko Ursulin <tvrtko.ursulin@intel.com>
Diffstat (limited to 'drivers/s390/virtio')
0 files changed, 0 insertions, 0 deletions