summaryrefslogtreecommitdiff
path: root/drivers/pinctrl/pinctrl-sx150x.c
diff options
context:
space:
mode:
authorSowjanya Komatineni <skomatineni@nvidia.com>2020-05-05 05:31:55 +0300
committerThierry Reding <treding@nvidia.com>2020-05-12 23:48:43 +0300
commitdec396322d25ca5ce2f307b6da897060fdf9a782 (patch)
tree19890695e2499f3b07a1e3a9b434a0cecc9e6bb7 /drivers/pinctrl/pinctrl-sx150x.c
parent42329854410e672b7ffeb391d284ad719efcc465 (diff)
downloadlinux-dec396322d25ca5ce2f307b6da897060fdf9a782.tar.xz
clk: tegra: Add Tegra210 CSI TPG clock gate
Tegra210 CSI hardware internally uses PLLD for internal test pattern generator logic. PLLD_BASE register in CAR has a bit CSI_CLK_SOURCE to enable PLLD out to CSI during TPG mode. This patch adds this CSI TPG clock gate to Tegra210 clock driver to allow Tegra video driver to ungate CSI TPG clock during TPG mode and gate during non TPG mode. Acked-by: Stephen Boyd <sboyd@kernel.org> Signed-off-by: Sowjanya Komatineni <skomatineni@nvidia.com> Signed-off-by: Thierry Reding <treding@nvidia.com>
Diffstat (limited to 'drivers/pinctrl/pinctrl-sx150x.c')
0 files changed, 0 insertions, 0 deletions