summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/i915/intel_dsi_pll.c
diff options
context:
space:
mode:
authorShashank Sharma <shashank.sharma@intel.com>2015-09-01 17:11:42 +0300
committerDaniel Vetter <daniel.vetter@ffwll.ch>2015-10-02 15:38:52 +0300
commit37ab0810c9b7e06ec3904c186c46e9c540b3793b (patch)
treea428c497b1fe0a88428cc6ccafbfbf77b3612163 /drivers/gpu/drm/i915/intel_dsi_pll.c
parent7d4aefd0a90dcced6ec24fd1908e4b407a8d4793 (diff)
downloadlinux-37ab0810c9b7e06ec3904c186c46e9c540b3793b.tar.xz
drm/i915/bxt: DSI enable for BXT
This patch contains following changes: 1. MIPI device ready changes to support dsi_pre_enable. Changes are specific to BXT device ready sequence. Added check for ULPS mode(No effects on VLV). 2. Changes in dsi_enable to pick BXT port control register. 3. Changes in dsi_pre_enable to restrict DPIO programming for VLV v2: Fixed Jani's review comments. Removed the changes in VLV/CHV code. Fixed the macros to get proper port offsets. v3: Rebased on latest drm-nightly branch. Fixed Jani's review comments. Signed-off-by: Shashank Sharma <shashank.sharma@intel.com> Signed-off-by: Uma Shankar <uma.shankar@intel.com> Reviewed-by: Jani Nikula <jani.nikula@intel.com> Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
Diffstat (limited to 'drivers/gpu/drm/i915/intel_dsi_pll.c')
0 files changed, 0 insertions, 0 deletions