diff options
| author | Martin Blumenstingl <martin.blumenstingl@googlemail.com> | 2021-06-28 01:39:59 +0300 |
|---|---|---|
| committer | Stephen Boyd <sboyd@kernel.org> | 2021-06-30 21:37:02 +0300 |
| commit | e4c5ef6b9584a861210cf92955b7c8b1727688b9 (patch) | |
| tree | 0ae1068c1602cbc6cca46e1025d4d2aff361898c /drivers/clk/hisilicon | |
| parent | db400ac1444b756030249ed4a35e53a68e557b59 (diff) | |
| download | linux-e4c5ef6b9584a861210cf92955b7c8b1727688b9.tar.xz | |
clk: meson: regmap: switch to determine_rate for the dividers
This increases the maxmium supported frequency on 32-bit systems from
2^31 (signed long as used by clk_ops.round_rate, maximum value:
approx. 2.14GHz) to 2^32 (unsigned long as used by
clk_ops.determine_rate, maximum value: approx. 4.29GHz).
On Meson8/8b/8m2 the HDMI PLL and it's OD (post-dividers) are
capable of running at up to 2.97GHz. So switch the divider
implementation in clk-regmap to clk_ops.determine_rate to support these
higher frequencies on 32-bit systems.
Reviewed-by: Jerome Brunet <jbrunet@baylibre.com>
Signed-off-by: Martin Blumenstingl <martin.blumenstingl@googlemail.com>
Link: https://lore.kernel.org/r/20210627223959.188139-4-martin.blumenstingl@googlemail.com
Signed-off-by: Stephen Boyd <sboyd@kernel.org>
Diffstat (limited to 'drivers/clk/hisilicon')
0 files changed, 0 insertions, 0 deletions