summaryrefslogtreecommitdiff
path: root/arch/powerpc/boot/dcr.h
diff options
context:
space:
mode:
authorJosh Boyer <jwboyer@linux.vnet.ibm.com>2007-08-20 16:30:32 +0400
committerJosh Boyer <jwboyer@linux.vnet.ibm.com>2007-08-20 16:30:32 +0400
commit2ba4573cdaf98b0f3acb8795a66f412c1c41284a (patch)
tree34e161751ed0192c5b1af1f2001d4b035b985f34 /arch/powerpc/boot/dcr.h
parent8c1449bdb4c7e9c4492ba18ded70fd8669eeffae (diff)
downloadlinux-2ba4573cdaf98b0f3acb8795a66f412c1c41284a.tar.xz
[POWERPC] Bamboo zImage wrapper
Add a bootwrapper for the AMCC 440EP Bamboo Eval board. This also adds a common fixup_clock function for all 440EP(x) chips. Signed-off-by: Josh Boyer <jwboyer@linux.vnet.ibm.com> Acked-by: David Gibson <david@gibson.dropbear.id.au>
Diffstat (limited to 'arch/powerpc/boot/dcr.h')
-rw-r--r--arch/powerpc/boot/dcr.h10
1 files changed, 10 insertions, 0 deletions
diff --git a/arch/powerpc/boot/dcr.h b/arch/powerpc/boot/dcr.h
index c95d1a9222c9..e158311c501b 100644
--- a/arch/powerpc/boot/dcr.h
+++ b/arch/powerpc/boot/dcr.h
@@ -124,4 +124,14 @@ static const unsigned long sdram_bxcr[] = { SDRAM0_B0CR, SDRAM0_B1CR, SDRAM0_B2C
#define DCRN_MAL0_CFG 0x180
#define MAL_RESET 0x80000000
+/* 440EP Clock/Power-on Reset regs */
+#define DCRN_CPR0_ADDR 0xc
+#define DCRN_CPR0_DATA 0xd
+#define CPR0_PLLD0 0x60
+#define CPR0_OPBD0 0xc0
+#define CPR0_PERD0 0xe0
+#define CPR0_PRIMBD0 0xa0
+#define CPR0_SCPID 0x120
+#define CPR0_PLLC0 0x40
+
#endif /* _PPC_BOOT_DCR_H_ */