diff options
| author | Jan Henrik Weinstock <jan.weinstock@ice.rwth-aachen.de> | 2015-11-04 19:26:10 +0300 |
|---|---|---|
| committer | Stafford Horne <shorne@gmail.com> | 2017-11-03 08:01:15 +0300 |
| commit | 4ee93d80ad73980826d582c7c37caa9597822001 (patch) | |
| tree | aae34814c80135a8a385269e9a9e07892e36ac61 /arch/openrisc/include/asm/pgtable.h | |
| parent | c056718464512da06d7f65a27d5e4f1707b24c80 (diff) | |
| download | linux-4ee93d80ad73980826d582c7c37caa9597822001.tar.xz | |
openrisc: add cacheflush support to fix icache aliasing
On OpenRISC the icache does not snoop data stores. This can cause
aliasing as reported by Jan. This patch fixes the issue to ensure icache
is properly synchronized when code is written to memory. It supports both
SMP and UP flushing.
This supports dcache flush as well for architectures that do not support
write-through caches; most OpenRISC implementations do implement
write-through cache however. Dcache flushes are done only on a single
core as OpenRISC dcaches all support snooping of bus stores.
Signed-off-by: Jan Henrik Weinstock <jan.weinstock@ice.rwth-aachen.de>
[shorne@gmail.com: Squashed patches and wrote commit message]
Signed-off-by: Stafford Horne <shorne@gmail.com>
Diffstat (limited to 'arch/openrisc/include/asm/pgtable.h')
| -rw-r--r-- | arch/openrisc/include/asm/pgtable.h | 16 |
1 files changed, 10 insertions, 6 deletions
diff --git a/arch/openrisc/include/asm/pgtable.h b/arch/openrisc/include/asm/pgtable.h index eff5ba2a5af2..21c71303012f 100644 --- a/arch/openrisc/include/asm/pgtable.h +++ b/arch/openrisc/include/asm/pgtable.h @@ -416,15 +416,19 @@ extern pgd_t swapper_pg_dir[PTRS_PER_PGD]; /* defined in head.S */ struct vm_area_struct; -/* - * or32 doesn't have any external MMU info: the kernel page - * tables contain all the necessary information. - * - * Actually I am not sure on what this could be used for. - */ +static inline void update_tlb(struct vm_area_struct *vma, + unsigned long address, pte_t *pte) +{ +} + +extern void update_cache(struct vm_area_struct *vma, + unsigned long address, pte_t *pte); + static inline void update_mmu_cache(struct vm_area_struct *vma, unsigned long address, pte_t *pte) { + update_tlb(vma, address, pte); + update_cache(vma, address, pte); } /* __PHX__ FIXME, SWAP, this probably doesn't work */ |