summaryrefslogtreecommitdiff
path: root/arch/mips/configs/malta_kvm_guest_defconfig
diff options
context:
space:
mode:
authorPaul Burton <paul.burton@imgtec.com>2017-08-08 02:01:16 +0300
committerRalf Baechle <ralf@linux-mips.org>2017-08-30 01:57:28 +0300
commit5cbf968803ae049f501cedf87b99ee60c786c451 (patch)
tree1f02ce8cc81cc9c5aa0077b6be3f5a4ba0676152 /arch/mips/configs/malta_kvm_guest_defconfig
parenta4c2f79787e584e3dbad3f9ecf53b79853f6cbf7 (diff)
downloadlinux-5cbf968803ae049f501cedf87b99ee60c786c451.tar.xz
MIPS: Make CONFIG_MIPS_MT_SMP default y
On systems that support MT ASE multithreading (ie. VPEs) we are very likely to want to include that support as default. Rather than setting it in various defconfigs, simply make CONFIG_MIPS_MT_SMP default y such that systems which select CONFIG_SYS_SUPPORTS_MULTITHREADING get it by default. As well as allowing us to remove the selection of CONFIG_MIPS_MT_SMP from various defconfigs, this also allows the generated generic defconfigs which derive from generic_defconfig to automatically gain support for MT ASE SMP when building for a suitable (pre-MIPSr6) ISA. For malta_kvm_guest_defconfig CONFIG_MIPS_MT_SMP is explicitly disabled since enabling SMP implicitly disables CONFIG_KVM_GUEST, which depends on CONFIG_BROKEN_ON_SMP. Signed-off-by: Paul Burton <paul.burton@imgtec.com> Cc: linux-mips@linux-mips.org Patchwork: https://patchwork.linux-mips.org/patch/16947/ Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
Diffstat (limited to 'arch/mips/configs/malta_kvm_guest_defconfig')
-rw-r--r--arch/mips/configs/malta_kvm_guest_defconfig1
1 files changed, 1 insertions, 0 deletions
diff --git a/arch/mips/configs/malta_kvm_guest_defconfig b/arch/mips/configs/malta_kvm_guest_defconfig
index 35ad1f8d1a79..e9cadb37d684 100644
--- a/arch/mips/configs/malta_kvm_guest_defconfig
+++ b/arch/mips/configs/malta_kvm_guest_defconfig
@@ -3,6 +3,7 @@ CONFIG_CPU_LITTLE_ENDIAN=y
CONFIG_CPU_MIPS32_R2=y
CONFIG_KVM_GUEST=y
CONFIG_PAGE_SIZE_16KB=y
+# CONFIG_MIPS_MT_SMP is not set
CONFIG_HZ_100=y
CONFIG_SYSVIPC=y
CONFIG_NO_HZ=y