diff options
| author | Guo Ren <ren_guo@c-sky.com> | 2019-01-08 15:17:49 +0300 |
|---|---|---|
| committer | Guo Ren <ren_guo@c-sky.com> | 2019-01-08 18:42:42 +0300 |
| commit | 96354ad79e2e59f9d620669c8e1ac2452440c260 (patch) | |
| tree | f2cb1c8aeb4839c1a9de1c6c41672a2dc01ea0fe /arch/csky/include/asm/pgalloc.h | |
| parent | f553aa1c13cbc29aaf420349a28fc33ca98440e5 (diff) | |
| download | linux-96354ad79e2e59f9d620669c8e1ac2452440c260.tar.xz | |
csky: fixup CACHEV1 store instruction fast retire
For I/O access, 810/807 store instruction fast retire will cause wrong
primitive. For example:
stw (clear interrupt source)
stw (unmask interrupt controller)
enable interrupt
stw is fast retire instruction. When PC is run at enable interrupt
stage, the clear interrupt source hasn't finished. It will cause another
wrong irq-enter.
So use mb() to prevent above.
Signed-off-by: Guo Ren <ren_guo@c-sky.com>
Cc: Lu Baoquan <lu.baoquan@intellif.com>
Diffstat (limited to 'arch/csky/include/asm/pgalloc.h')
0 files changed, 0 insertions, 0 deletions