summaryrefslogtreecommitdiff
path: root/arch/c6x
diff options
context:
space:
mode:
authorShawn Guo <shawn.guo@linaro.org>2017-03-21 11:38:21 +0300
committerMichael Turquette <mturquette@baylibre.com>2017-04-12 19:51:29 +0300
commit5790d801762c588c63b41fbdbdb8295cfd6036e6 (patch)
treea10c8e3f63c2d2b96f83cace96496b095ac1cae1 /arch/c6x
parentcf091ee994ec266e33c3a305d6fc8c5ccb1f8acd (diff)
downloadlinux-5790d801762c588c63b41fbdbdb8295cfd6036e6.tar.xz
clk: zte: set CLK_SET_RATE_PARENT for a few zx296718 clocks
To support VOU VGA display driver with different modes, we need to set flag for a few clocks, so that clk_set_rate() call in VOU driver can get VGA device desired pixel rate. While at it, the divider between pll_vga and clk_vga gets corrected, as it's 1:1 instead of 1:2. Signed-off-by: Shawn Guo <shawn.guo@linaro.org> Reviewed-by: Jun Nie <jun.nie@linaro.org> Signed-off-by: Stephen Boyd <sboyd@codeaurora.org> Signed-off-by: Michael Turquette <mturquette@baylibre.com>
Diffstat (limited to 'arch/c6x')
0 files changed, 0 insertions, 0 deletions