summaryrefslogtreecommitdiff
path: root/arch/arm
diff options
context:
space:
mode:
authorMasahiro Yamada <yamada.masahiro@socionext.com>2016-01-23 11:55:30 +0300
committerThierry Reding <treding@nvidia.com>2016-04-12 18:09:28 +0300
commit955d809bdeaea3663cf6ac1ee72cd50775bbab9d (patch)
tree8cc239724e40264746c379065f322ffa7a50d482 /arch/arm
parentf55532a0c0b8bb6148f4e07853b876ef73bc69ca (diff)
downloadlinux-955d809bdeaea3663cf6ac1ee72cd50775bbab9d.tar.xz
ARM: tegra: Remove redundant ARM_L1_CACHE_SHIFT_6 select
These two are both ARMv7 SoCs. They need not explicitly select ARM_L1_CACHE_SHIFT_6 because it is enabled along with CPU_V7. Refer to commit a092f2b15399 ("ARM: 7291/1: cache: assume 64-byte L1 cachelines for ARMv7 CPUs"). Signed-off-by: Masahiro Yamada <yamada.masahiro@socionext.com> Signed-off-by: Thierry Reding <treding@nvidia.com>
Diffstat (limited to 'arch/arm')
0 files changed, 0 insertions, 0 deletions