summaryrefslogtreecommitdiff
path: root/arch/arm64/tools
diff options
context:
space:
mode:
authorMark Rutland <mark.rutland@arm.com>2022-05-13 20:41:18 +0300
committerCatalin Marinas <catalin.marinas@arm.com>2022-05-15 12:58:25 +0300
commit5005d1dbbb3828078f32dff24b77866502e45e93 (patch)
tree08b78d53afd635d18b12da607b9c8c1e2da9f40d /arch/arm64/tools
parent82bf59002e0f84e51c16589080c2feba6e6ec78a (diff)
downloadlinux-5005d1dbbb3828078f32dff24b77866502e45e93.tar.xz
arm64/sysreg: fix odd line spacing
Between the header and the definitions, there's no line gap, and in a couple of places a double line gap for no semantic reason, which makes the output look a little odd. Fix this so blocks are consistently separated with a single line gap: * Add a newline after the "Generated file" comment line, so this is clearly split from whatever the first definition in the file is. * At the start of a SysregFields block there's no need for a newline as we haven't output any sysreg encoding details prior to this. * At the end of a Sysreg block there's no need for a newline if we have no RES0 or RES1 fields, as there will be a line gap after the previous element (e.g. a Fields line). There should be no functional change as a result of this patch. Signed-off-by: Mark Rutland <mark.rutland@arm.com> Cc: Mark Brown <broonie@kernel.org> Cc: Will Deacon <will@kernel.org> Link: https://lore.kernel.org/r/20220513174118.266966-3-mark.rutland@arm.com Signed-off-by: Catalin Marinas <catalin.marinas@arm.com>
Diffstat (limited to 'arch/arm64/tools')
-rwxr-xr-xarch/arm64/tools/gen-sysreg.awk6
1 files changed, 3 insertions, 3 deletions
diff --git a/arch/arm64/tools/gen-sysreg.awk b/arch/arm64/tools/gen-sysreg.awk
index f41feb87d0ca..4aa7ff8ce707 100755
--- a/arch/arm64/tools/gen-sysreg.awk
+++ b/arch/arm64/tools/gen-sysreg.awk
@@ -77,6 +77,7 @@ BEGIN {
print "#define __ASM_SYSREG_DEFS_H"
print ""
print "/* Generated file - do not edit */"
+ print ""
block = "None"
}
@@ -98,8 +99,6 @@ END {
res0 = "UL(0)"
res1 = "UL(0)"
- print ""
-
next_bit = 63
next
@@ -162,7 +161,8 @@ END {
define(reg "_RES0", "(" res0 ")")
if (res1 != null)
define(reg "_RES1", "(" res1 ")")
- print ""
+ if (res0 != null || res1 != null)
+ print ""
reg = null
op0 = null