diff options
author | Arnd Bergmann <arnd@arndb.de> | 2021-02-11 14:16:10 +0300 |
---|---|---|
committer | Arnd Bergmann <arnd@arndb.de> | 2021-02-11 14:16:11 +0300 |
commit | a36c9ff6a2df17295e0050dc9a9d5abff4b21dd7 (patch) | |
tree | df1d34da11870864290dd0c49e1c3793e64e6423 /arch/arm64/boot | |
parent | 52ded9eaa25a203e59142db252d0bc2aae80a2c2 (diff) | |
parent | 0109a17564fc753d8769a1b8d76db3dba17b959b (diff) | |
download | linux-a36c9ff6a2df17295e0050dc9a9d5abff4b21dd7.tar.xz |
Merge branch 'dt-for-v5.12' of git://git.kernel.org/pub/scm/linux/kernel/git/iwamatsu/linux-visconti into arm/dt
* 'dt-for-v5.12' of git://git.kernel.org/pub/scm/linux/kernel/git/iwamatsu/linux-visconti:
arm: dts: visconti: Add DT support for Toshiba Visconti5 GPIO driver
Link: https://lore.kernel.org/r/20210210173210.nnytfyrkkj6ylrtb@toshiba.co.jp
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
Diffstat (limited to 'arch/arm64/boot')
-rw-r--r-- | arch/arm64/boot/dts/toshiba/tmpv7708-rm-mbrc.dts | 4 | ||||
-rw-r--r-- | arch/arm64/boot/dts/toshiba/tmpv7708.dtsi | 11 |
2 files changed, 15 insertions, 0 deletions
diff --git a/arch/arm64/boot/dts/toshiba/tmpv7708-rm-mbrc.dts b/arch/arm64/boot/dts/toshiba/tmpv7708-rm-mbrc.dts index 37da418393e0..2407b2d89c1e 100644 --- a/arch/arm64/boot/dts/toshiba/tmpv7708-rm-mbrc.dts +++ b/arch/arm64/boot/dts/toshiba/tmpv7708-rm-mbrc.dts @@ -46,3 +46,7 @@ status = "okay"; clocks = <&wdt_clk>; }; + +&gpio { + status = "okay"; +}; diff --git a/arch/arm64/boot/dts/toshiba/tmpv7708.dtsi b/arch/arm64/boot/dts/toshiba/tmpv7708.dtsi index c360e68bef1d..4264f3e6ac9c 100644 --- a/arch/arm64/boot/dts/toshiba/tmpv7708.dtsi +++ b/arch/arm64/boot/dts/toshiba/tmpv7708.dtsi @@ -163,6 +163,17 @@ reg = <0 0x24190000 0 0x10000>; }; + gpio: gpio@28020000 { + compatible = "toshiba,gpio-tmpv7708"; + reg = <0 0x28020000 0 0x1000>; + #gpio-cells = <0x2>; + gpio-ranges = <&pmux 0 0 32>; + gpio-controller; + interrupt-controller; + #interrupt-cells = <2>; + interrupt-parent = <&gic>; + }; + uart0: serial@28200000 { compatible = "arm,pl011", "arm,primecell"; reg = <0 0x28200000 0 0x1000>; |