summaryrefslogtreecommitdiff
path: root/arch/arm64/boot/dts/qcom/sc7280.dtsi
diff options
context:
space:
mode:
authorStephen Boyd <swboyd@chromium.org>2021-08-11 21:19:04 +0300
committerBjorn Andersson <bjorn.andersson@linaro.org>2021-09-22 02:24:23 +0300
commit33b89923d02153721223d69cda7d95c06a359e4a (patch)
tree48ae09c4556a66fcc1e1fbeb8aeefcbdf8c07f48 /arch/arm64/boot/dts/qcom/sc7280.dtsi
parentb39f266c19f02c6bf4f39c9a5bf09482b64e96c1 (diff)
downloadlinux-33b89923d02153721223d69cda7d95c06a359e4a.tar.xz
arm64: dts: qcom: sc7280: Use GIC_SPI for intc cells
Let's use the GIC_SPI macro instead of a plain 0 here to match other uses of the primary interrupt controller on sc7280. Suggested-by: Matthias Kaehlcke <mka@chromium.org> Cc: Alex Elder <elder@linaro.org> Signed-off-by: Stephen Boyd <swboyd@chromium.org> Reviewed-by: Alex Elder <elder@linaro.org> Signed-off-by: Bjorn Andersson <bjorn.andersson@linaro.org> Link: https://lore.kernel.org/r/20210811181904.779316-1-swboyd@chromium.org
Diffstat (limited to 'arch/arm64/boot/dts/qcom/sc7280.dtsi')
-rw-r--r--arch/arm64/boot/dts/qcom/sc7280.dtsi4
1 files changed, 2 insertions, 2 deletions
diff --git a/arch/arm64/boot/dts/qcom/sc7280.dtsi b/arch/arm64/boot/dts/qcom/sc7280.dtsi
index af6b5692b165..8051a2639268 100644
--- a/arch/arm64/boot/dts/qcom/sc7280.dtsi
+++ b/arch/arm64/boot/dts/qcom/sc7280.dtsi
@@ -637,8 +637,8 @@
"ipa-shared",
"gsi";
- interrupts-extended = <&intc 0 654 IRQ_TYPE_EDGE_RISING>,
- <&intc 0 432 IRQ_TYPE_LEVEL_HIGH>,
+ interrupts-extended = <&intc GIC_SPI 654 IRQ_TYPE_EDGE_RISING>,
+ <&intc GIC_SPI 432 IRQ_TYPE_LEVEL_HIGH>,
<&ipa_smp2p_in 0 IRQ_TYPE_EDGE_RISING>,
<&ipa_smp2p_in 1 IRQ_TYPE_EDGE_RISING>;
interrupt-names = "ipa",