diff options
| author | Tomer Maimon <tmaimon77@gmail.com> | 2018-04-08 17:03:17 +0300 |
|---|---|---|
| committer | Arnd Bergmann <arnd@arndb.de> | 2018-04-10 17:40:03 +0300 |
| commit | d893c4de012ad586400d9ccf5143884eafd8d841 (patch) | |
| tree | 413b158396d5f0530c7b5095970c25ca06d51051 /arch/arm/mach-npcm | |
| parent | 38c23685b273cfb4ccf31a199feccce3bdcb5d83 (diff) | |
| download | linux-d893c4de012ad586400d9ccf5143884eafd8d841.tar.xz | |
arm: npcm: enable L2 cache in NPCM7xx architecture
This patch Enable ARM L2 cache module in Nuvoton NPCM7xx BMC
by adding L2 cache parameters into NPCM7xx DT machine start structure.
At patch V7 arm: npcm: add basic support for Nuvoton BMCs we got comments
regarding the flags use in L2 cache module.
- https://www.spinics.net/lists/arm-kernel/msg613212.html
After checking again the L2 cache use in the NPCM7xx,
the only L2 cache flag we need to set is L2C_AUX_CTRL_SHARED_OVERRIDE
and it is done in the device tree:
https://patchwork.kernel.org/patch/10063497/
L2 cache flag mask allowed all the flag option.
Signed-off-by: Tomer Maimon <tmaimon77@gmail.com>
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
Diffstat (limited to 'arch/arm/mach-npcm')
| -rw-r--r-- | arch/arm/mach-npcm/npcm7xx.c | 2 |
1 files changed, 2 insertions, 0 deletions
diff --git a/arch/arm/mach-npcm/npcm7xx.c b/arch/arm/mach-npcm/npcm7xx.c index 5f7cd88103ef..c5f77d854c4f 100644 --- a/arch/arm/mach-npcm/npcm7xx.c +++ b/arch/arm/mach-npcm/npcm7xx.c @@ -17,4 +17,6 @@ static const char *const npcm7xx_dt_match[] = { DT_MACHINE_START(NPCM7XX_DT, "NPCM7XX Chip family") .atag_offset = 0x100, .dt_compat = npcm7xx_dt_match, + .l2c_aux_val = 0x0, + .l2c_aux_mask = ~0x0, MACHINE_END |