diff options
author | Douglas Anderson <dianders@chromium.org> | 2019-09-20 00:26:41 +0300 |
---|---|---|
committer | Heiko Stuebner <heiko@sntech.de> | 2019-09-30 23:01:11 +0300 |
commit | cee0534a08d0ccc07b4e4405d77c5c9da78a4fa9 (patch) | |
tree | 80460765825c4f6928cc3d8dcc68bd2775cfe005 /arch/arm/boot/dts/rk3288-veyron-minnie.dts | |
parent | 54ecb8f7028c5eb3d740bb82b0f1d90f2df63c5c (diff) | |
download | linux-cee0534a08d0ccc07b4e4405d77c5c9da78a4fa9.tar.xz |
ARM: dts: rockchip: Add cpu id to rk3288 efuse node
This just adds in another field of what's stored in the e-fuse on
rk3288. Though I can't personally promise that every rk3288 out there
has the CPU ID stored in the eFuse at this location, there is some
evidence that it is correct:
- This matches what was in the Chrome OS 3.14 branch (see
EFUSE_CHIP_UID_OFFSET and EFUSE_CHIP_UID_LEN) for rk3288.
- The upstream rk3399 dts file has this same data at the same offset
and with the same length, indiciating that this is likely common for
several modern Rockchip SoCs.
Signed-off-by: Douglas Anderson <dianders@chromium.org>
Link: https://lore.kernel.org/r/20190919142611.1.I309434f00a2a9be71e4437991fe08abc12f06e2e@changeid
Signed-off-by: Heiko Stuebner <heiko@sntech.de>
Diffstat (limited to 'arch/arm/boot/dts/rk3288-veyron-minnie.dts')
0 files changed, 0 insertions, 0 deletions