summaryrefslogtreecommitdiff
path: root/arch/arm/boot/dts/r8a7745-iwg22d-sodimm.dts
diff options
context:
space:
mode:
authorBiju Das <biju.das@bp.renesas.com>2017-08-30 18:17:14 +0300
committerSimon Horman <horms+renesas@verge.net.au>2017-09-19 12:19:58 +0300
commitd6ee805325b1d082fa33be3024163e5f7931ed54 (patch)
tree302e9e9503209ca7cf168fd268f9191dbcff563c /arch/arm/boot/dts/r8a7745-iwg22d-sodimm.dts
parent67dbb081815e013e1e7911305b43b44537a78ed2 (diff)
downloadlinux-d6ee805325b1d082fa33be3024163e5f7931ed54.tar.xz
ARM: dts: iwg22d-sodimm: Add Ethernet AVB support
Define the iWave RainboW-G22D board dependent part of the Ethernet AVB device node. On some older versions of the platform (before R4.0) the phy address may be 1 or 3. The address is fixed to 3 for R4.0 onwards (which will be the first mainstream release), hence using 3 in the dts. Signed-off-by: Biju Das <biju.das@bp.renesas.com> Signed-off-by: Chris Paterson <chris.paterson2@renesas.com> Signed-off-by: Simon Horman <horms+renesas@verge.net.au>
Diffstat (limited to 'arch/arm/boot/dts/r8a7745-iwg22d-sodimm.dts')
-rw-r--r--arch/arm/boot/dts/r8a7745-iwg22d-sodimm.dts26
1 files changed, 26 insertions, 0 deletions
diff --git a/arch/arm/boot/dts/r8a7745-iwg22d-sodimm.dts b/arch/arm/boot/dts/r8a7745-iwg22d-sodimm.dts
index 442a5cbb0838..aac84c67a31d 100644
--- a/arch/arm/boot/dts/r8a7745-iwg22d-sodimm.dts
+++ b/arch/arm/boot/dts/r8a7745-iwg22d-sodimm.dts
@@ -17,9 +17,11 @@
aliases {
serial0 = &scif4;
+ ethernet0 = &avb;
};
chosen {
+ bootargs = "ignore_loglevel rw root=/dev/nfs ip=dhcp";
stdout-path = "serial0:115200n8";
};
};
@@ -29,6 +31,11 @@
groups = "scif4_data_b";
function = "scif4";
};
+
+ avb_pins: avb {
+ groups = "avb_mdio", "avb_gmii";
+ function = "avb";
+ };
};
&scif4 {
@@ -37,3 +44,22 @@
status = "okay";
};
+
+&avb {
+ pinctrl-0 = <&avb_pins>;
+ pinctrl-names = "default";
+
+ phy-handle = <&phy3>;
+ phy-mode = "gmii";
+ renesas,no-ether-link;
+ status = "okay";
+
+ phy3: ethernet-phy@3 {
+ /*
+ * On some older versions of the platform (before R4.0) the phy address
+ * may be 1 or 3. The address is fixed to 3 for R4.0 onwards.
+ */
+ reg = <3>;
+ micrel,led-mode = <1>;
+ };
+};