summaryrefslogtreecommitdiff
path: root/arch/arm/boot/dts/r8a7742-iwg21d-q7.dts
diff options
context:
space:
mode:
authorLad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>2020-09-07 18:55:39 +0300
committerGeert Uytterhoeven <geert+renesas@glider.be>2020-09-10 19:59:42 +0300
commit8368ca1540f0ff5bf4cfe92b1ea7fc8045f61d50 (patch)
tree029dee0f7f77f2cb45e37eed01ad0cf584c10180 /arch/arm/boot/dts/r8a7742-iwg21d-q7.dts
parent4c32a2b34e62d1ab3325902f2a3b065f266cc4f3 (diff)
downloadlinux-8368ca1540f0ff5bf4cfe92b1ea7fc8045f61d50.tar.xz
ARM: dts: r8a7742-iwg21d-q7: Add SPI NOR support
Add support for the SPI NOR device which is connected to MSIOF0 interface on the iWave RainboW-G21d-q7 board. Signed-off-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com> Reviewed-by: Chris Paterson <Chris.Paterson2@renesas.com> Link: https://lore.kernel.org/r/20200907155541.2011-2-prabhakar.mahadev-lad.rj@bp.renesas.com Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
Diffstat (limited to 'arch/arm/boot/dts/r8a7742-iwg21d-q7.dts')
-rw-r--r--arch/arm/boot/dts/r8a7742-iwg21d-q7.dts31
1 files changed, 31 insertions, 0 deletions
diff --git a/arch/arm/boot/dts/r8a7742-iwg21d-q7.dts b/arch/arm/boot/dts/r8a7742-iwg21d-q7.dts
index df85e516a3c0..a88858e1afbb 100644
--- a/arch/arm/boot/dts/r8a7742-iwg21d-q7.dts
+++ b/arch/arm/boot/dts/r8a7742-iwg21d-q7.dts
@@ -141,6 +141,32 @@
status = "okay";
};
+&msiof0 {
+ pinctrl-0 = <&msiof0_pins>;
+ pinctrl-names = "default";
+ cs-gpios = <&gpio5 13 GPIO_ACTIVE_LOW>;
+
+ status = "okay";
+
+ flash1: flash@0 {
+ compatible = "sst,sst25vf016b", "jedec,spi-nor";
+ reg = <0>;
+ spi-max-frequency = <50000000>;
+ m25p,fast-read;
+
+ partitions {
+ compatible = "fixed-partitions";
+ #address-cells = <1>;
+ #size-cells = <1>;
+
+ partition@0 {
+ label = "user";
+ reg = <0x00000000 0x00200000>;
+ };
+ };
+ };
+};
+
&pci0 {
pinctrl-0 = <&usb0_pins>;
pinctrl-names = "default";
@@ -182,6 +208,11 @@
function = "i2c2";
};
+ msiof0_pins: msiof0 {
+ groups = "msiof0_clk", "msiof0_sync", "msiof0_tx", "msiof0_rx";
+ function = "msiof0";
+ };
+
scifa2_pins: scifa2 {
groups = "scifa2_data_c";
function = "scifa2";