summaryrefslogtreecommitdiff
path: root/arch/arm/boot/dts/qcom-sdx65.dtsi
diff options
context:
space:
mode:
authorRohit Agarwal <quic_rohiagar@quicinc.com>2022-04-11 12:50:09 +0300
committerBjorn Andersson <bjorn.andersson@linaro.org>2022-04-13 06:35:04 +0300
commita30be44449c8847280c775b88c7904f52621791b (patch)
treea918ec487e2ee33a83589aa687a34e56f64f6676 /arch/arm/boot/dts/qcom-sdx65.dtsi
parent43cdc159d203eb6d02b312409e634a3fa06632ac (diff)
downloadlinux-a30be44449c8847280c775b88c7904f52621791b.tar.xz
ARM: dts: qcom: sdx65: Add reserved memory nodes
Add reserved memory nodes to the SDX65 dtsi as defined by the memory map. Signed-off-by: Rohit Agarwal <quic_rohiagar@quicinc.com> Signed-off-by: Bjorn Andersson <bjorn.andersson@linaro.org> Link: https://lore.kernel.org/r/1649670615-21268-2-git-send-email-quic_rohiagar@quicinc.com
Diffstat (limited to 'arch/arm/boot/dts/qcom-sdx65.dtsi')
-rw-r--r--arch/arm/boot/dts/qcom-sdx65.dtsi45
1 files changed, 45 insertions, 0 deletions
diff --git a/arch/arm/boot/dts/qcom-sdx65.dtsi b/arch/arm/boot/dts/qcom-sdx65.dtsi
index 7e2697f1e665..dcc94c29eecf 100644
--- a/arch/arm/boot/dts/qcom-sdx65.dtsi
+++ b/arch/arm/boot/dts/qcom-sdx65.dtsi
@@ -61,11 +61,56 @@
#size-cells = <1>;
ranges;
+ tz_heap_mem: memory@8fcad000 {
+ no-map;
+ reg = <0x8fcad000 0x40000>;
+ };
+
+ secdata_mem: memory@8fcfd000 {
+ no-map;
+ reg = <0x8fcfd000 0x1000>;
+ };
+
+ hyp_mem: memory@8fd00000 {
+ no-map;
+ reg = <0x8fd00000 0x80000>;
+ };
+
+ access_control_mem: memory@8fd80000 {
+ no-map;
+ reg = <0x8fd80000 0x80000>;
+ };
+
+ aop_mem: memory@8fe00000 {
+ no-map;
+ reg = <0x8fe00000 0x20000>;
+ };
+
+ smem_mem: memory@8fe20000 {
+ no-map;
+ reg = <0x8fe20000 0xc0000>;
+ };
+
cmd_db: reserved-memory@8fee0000 {
compatible = "qcom,cmd-db";
reg = <0x8fee0000 0x20000>;
no-map;
};
+
+ tz_mem: memory@8ff00000 {
+ no-map;
+ reg = <0x8ff00000 0x100000>;
+ };
+
+ tz_apps_mem: memory@90000000 {
+ no-map;
+ reg = <0x90000000 0x500000>;
+ };
+
+ llcc_tcm_mem: memory@15800000 {
+ no-map;
+ reg = <0x15800000 0x800000>;
+ };
};
soc: soc {