summaryrefslogtreecommitdiff
path: root/arch/arm/boot/dts/exynos4210.dtsi
diff options
context:
space:
mode:
authorTomasz Figa <t.figa@samsung.com>2015-01-08 09:54:34 +0300
committerRussell King <rmk+kernel@arm.linux.org.uk>2015-01-16 17:35:41 +0300
commit56b60b8bce4ae87470da4ed95435433b0ba8795c (patch)
treea5b6a68c9227c92ce4a6d78ae6e3228c975c0b5b /arch/arm/boot/dts/exynos4210.dtsi
parent30ad527a6499a7dc037baea84e8a19be7f3bf509 (diff)
downloadlinux-56b60b8bce4ae87470da4ed95435433b0ba8795c.tar.xz
ARM: 8265/1: dts: exynos4: Add nodes for L2 cache controller
This patch adds device tree nodes for L2 cache controller present on Exynos4 SoCs. Signed-off-by: Tomasz Figa <t.figa@samsung.com> Signed-off-by: Marek Szyprowski <m.szyprowski@samsung.com> Acked-by: Arnd Bergmann <arnd@arndb.de> Acked-by: Kukjin Kim <kgene.kim@samsung.com> Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
Diffstat (limited to 'arch/arm/boot/dts/exynos4210.dtsi')
-rw-r--r--arch/arm/boot/dts/exynos4210.dtsi9
1 files changed, 9 insertions, 0 deletions
diff --git a/arch/arm/boot/dts/exynos4210.dtsi b/arch/arm/boot/dts/exynos4210.dtsi
index bcc9e63c8070..8e45ea44317e 100644
--- a/arch/arm/boot/dts/exynos4210.dtsi
+++ b/arch/arm/boot/dts/exynos4210.dtsi
@@ -81,6 +81,15 @@
reg = <0x10023CA0 0x20>;
};
+ l2c: l2-cache-controller@10502000 {
+ compatible = "arm,pl310-cache";
+ reg = <0x10502000 0x1000>;
+ cache-unified;
+ cache-level = <2>;
+ arm,tag-latency = <2 2 1>;
+ arm,data-latency = <2 2 1>;
+ };
+
gic: interrupt-controller@10490000 {
cpu-offset = <0x8000>;
};