summaryrefslogtreecommitdiff
path: root/arch/arm/boot/dts/bcm2835-rpi-zero.dts
diff options
context:
space:
mode:
authorStefan Wahren <stefan.wahren@i2se.com>2017-07-30 20:10:32 +0300
committerEric Anholt <eric@anholt.net>2017-08-03 01:17:36 +0300
commit4188ea2aeb6dd8f99ab77662f463e41bc464a704 (patch)
treeb51f0bd944e3665bcfe85398d119df8159895251 /arch/arm/boot/dts/bcm2835-rpi-zero.dts
parent3bfe25fa9f8a56c5c877c7fd854d89238787c6d8 (diff)
downloadlinux-4188ea2aeb6dd8f99ab77662f463e41bc464a704.tar.xz
ARM: bcm283x: Define UART pinmuxing on board level
Until RPI 3 and Zero W the pl011 (uart0) was always on pin 14/15. So in order to take care of them and other boards in the future, we need to define UART pinmuxing on board level. This work based on Eric Anholt's patch "ARM: bcm2385: Don't force pl011 onto pins 14/15." and Fabian Vogt's patch "ARM64: dts: bcm2837: assign uart0 to BT and uart1 to pin headers". Signed-off-by: Stefan Wahren <stefan.wahren@i2se.com> Reviewed-by: Eric Anholt <eric@anholt.net> Signed-off-by: Eric Anholt <eric@anholt.net>
Diffstat (limited to 'arch/arm/boot/dts/bcm2835-rpi-zero.dts')
-rw-r--r--arch/arm/boot/dts/bcm2835-rpi-zero.dts6
1 files changed, 6 insertions, 0 deletions
diff --git a/arch/arm/boot/dts/bcm2835-rpi-zero.dts b/arch/arm/boot/dts/bcm2835-rpi-zero.dts
index 79a20d520931..70362405c595 100644
--- a/arch/arm/boot/dts/bcm2835-rpi-zero.dts
+++ b/arch/arm/boot/dts/bcm2835-rpi-zero.dts
@@ -103,3 +103,9 @@
&hdmi {
hpd-gpios = <&gpio 46 GPIO_ACTIVE_LOW>;
};
+
+&uart0 {
+ pinctrl-names = "default";
+ pinctrl-0 = <&uart0_gpio14>;
+ status = "okay";
+};