diff options
author | Stephen Warren <swarren@nvidia.com> | 2013-11-07 01:00:25 +0400 |
---|---|---|
committer | Stephen Warren <swarren@nvidia.com> | 2013-12-12 03:41:55 +0400 |
commit | d8f64797c5ff3351a54830bba2cbc7e0b00e4613 (patch) | |
tree | 6df5a7b5c0fe9effa08aef6df00d8d8dc6b08014 /Documentation/devicetree/bindings/sound/nvidia,tegra30-i2s.txt | |
parent | e9827d9be9777cf287dd1340e6e7a8526f9e0b70 (diff) | |
download | linux-d8f64797c5ff3351a54830bba2cbc7e0b00e4613.tar.xz |
ARM: tegra: add missing clock documentation to DT bindings
Many of the Tegra DT binding documents say nothing about the clocks or
clock-names properties, yet those are present and required in DT files.
This patch simply updates the documentation file to match the implicit
definition of the binding, based on real-world DT content.
All Tegra bindings that mention clocks are updated to have consistent
wording and formatting of the clock-related properties.
Signed-off-by: Stephen Warren <swarren@nvidia.com>
Acked-By: Terje Bergstrom <tbergstrom@nvidia.com>
Diffstat (limited to 'Documentation/devicetree/bindings/sound/nvidia,tegra30-i2s.txt')
-rw-r--r-- | Documentation/devicetree/bindings/sound/nvidia,tegra30-i2s.txt | 5 |
1 files changed, 4 insertions, 1 deletions
diff --git a/Documentation/devicetree/bindings/sound/nvidia,tegra30-i2s.txt b/Documentation/devicetree/bindings/sound/nvidia,tegra30-i2s.txt index dfa6c037124a..7a3112bc135c 100644 --- a/Documentation/devicetree/bindings/sound/nvidia,tegra30-i2s.txt +++ b/Documentation/devicetree/bindings/sound/nvidia,tegra30-i2s.txt @@ -3,13 +3,16 @@ NVIDIA Tegra30 I2S controller Required properties: - compatible : "nvidia,tegra30-i2s" - reg : Should contain I2S registers location and length +- clocks : Must contain one entry, for the module clock. + See ../clocks/clock-bindings.txt for details. - nvidia,ahub-cif-ids : The list of AHUB CIF IDs for this port, rx (playback) first, tx (capture) second. See nvidia,tegra30-ahub.txt for values. Example: -i2s@70002800 { +i2s@70080300 { compatible = "nvidia,tegra30-i2s"; reg = <0x70080300 0x100>; nvidia,ahub-cif-ids = <4 4>; + clocks = <&tegra_car 11>; }; |