summaryrefslogtreecommitdiff
path: root/Documentation/devicetree/bindings/memory-controllers
diff options
context:
space:
mode:
authorVladimir Zapolskiy <vz@mleia.com>2015-09-28 19:51:21 +0300
committerJoachim Eastwood <manabian@gmail.com>2015-09-29 23:19:02 +0300
commit961a86d22e89428516fa7183b7750a4ba9866f4d (patch)
tree88069d97eebf95a81f96fcda4e4a0b86a55cd60f /Documentation/devicetree/bindings/memory-controllers
parentf6d77beefd159f8c36b28c60d89e1557438a077e (diff)
downloadlinux-961a86d22e89428516fa7183b7750a4ba9866f4d.tar.xz
doc: dt: arm,pl172: add description of PL175 and PL176 controllers
Signed-off-by: Vladimir Zapolskiy <vz@mleia.com> Cc: Rob Herring <robh+dt@kernel.org> Cc: Pawel Moll <pawel.moll@arm.com> Cc: Mark Rutland <mark.rutland@arm.com> Cc: devicetree@vger.kernel.org Signed-off-by: Joachim Eastwood <manabian@gmail.com>
Diffstat (limited to 'Documentation/devicetree/bindings/memory-controllers')
-rw-r--r--Documentation/devicetree/bindings/memory-controllers/arm,pl172.txt8
1 files changed, 5 insertions, 3 deletions
diff --git a/Documentation/devicetree/bindings/memory-controllers/arm,pl172.txt b/Documentation/devicetree/bindings/memory-controllers/arm,pl172.txt
index e6df32f9986d..22b77ee02f58 100644
--- a/Documentation/devicetree/bindings/memory-controllers/arm,pl172.txt
+++ b/Documentation/devicetree/bindings/memory-controllers/arm,pl172.txt
@@ -1,8 +1,9 @@
-* Device tree bindings for ARM PL172 MultiPort Memory Controller
+* Device tree bindings for ARM PL172/PL175/PL176 MultiPort Memory Controller
Required properties:
-- compatible: "arm,pl172", "arm,primecell"
+- compatible: Must be "arm,primecell" and exactly one from
+ "arm,pl172", "arm,pl175" or "arm,pl176".
- reg: Must contains offset/length value for controller.
@@ -56,7 +57,8 @@ Optional child cs node config properties:
- mpmc,extended-wait: Enable extended wait.
-- mpmc,buffer-enable: Enable write buffer.
+- mpmc,buffer-enable: Enable write buffer, option is not supported by
+ PL175 and PL176 controllers.
- mpmc,write-protect: Enable write protect.