diff options
| author | Christophe Leroy <christophe.leroy@csgroup.eu> | 2024-07-11 13:50:21 +0300 |
|---|---|---|
| committer | Michael Ellerman <mpe@ellerman.id.au> | 2024-07-12 04:44:17 +0300 |
| commit | 90e812ac40c4b813fdbafab22f426fe4cdf840a8 (patch) | |
| tree | dc9888eb079d0517f3e48ee7be6f8f69b18d5c92 /Documentation/arch | |
| parent | 3efe19a9b15411119d4a35ec5790ad49f0a0234c (diff) | |
| download | linux-90e812ac40c4b813fdbafab22f426fe4cdf840a8.tar.xz | |
Documentation/powerpc: Mention 40x is removed
Commit 732b32daef80 ("powerpc: Remove core support for 40x") removed 40x.
Update documentation accordingly.
Signed-off-by: Christophe Leroy <christophe.leroy@csgroup.eu>
Signed-off-by: Michael Ellerman <mpe@ellerman.id.au>
Link: https://msgid.link/c2d64bebc514ca892a12e51a68821a6317048d3a.1720694954.git.christophe.leroy@csgroup.eu
Diffstat (limited to 'Documentation/arch')
| -rw-r--r-- | Documentation/arch/powerpc/cpu_families.rst | 18 | ||||
| -rw-r--r-- | Documentation/arch/powerpc/elf_hwcaps.rst | 1 |
2 files changed, 1 insertions, 18 deletions
diff --git a/Documentation/arch/powerpc/cpu_families.rst b/Documentation/arch/powerpc/cpu_families.rst index eb7e60649b43..f55433c6b8f3 100644 --- a/Documentation/arch/powerpc/cpu_families.rst +++ b/Documentation/arch/powerpc/cpu_families.rst @@ -128,24 +128,6 @@ IBM BookE - All 32 bit:: +--------------+ - | 401 | - +--------------+ - | - | - v - +--------------+ - | 403 | - +--------------+ - | - | - v - +--------------+ - | 405 | - +--------------+ - | - | - v - +--------------+ | 440 | +--------------+ | diff --git a/Documentation/arch/powerpc/elf_hwcaps.rst b/Documentation/arch/powerpc/elf_hwcaps.rst index 4c896cf077c2..fce7489877b5 100644 --- a/Documentation/arch/powerpc/elf_hwcaps.rst +++ b/Documentation/arch/powerpc/elf_hwcaps.rst @@ -91,6 +91,7 @@ PPC_FEATURE_HAS_MMU PPC_FEATURE_HAS_4xxMAC The processor is 40x or 44x family. + Unused in the kernel since 732b32daef80 ("powerpc: Remove core support for 40x") PPC_FEATURE_UNIFIED_CACHE The processor has a unified L1 cache for instructions and data, as |