diff options
author | Olof Johansson <olof@lixom.net> | 2015-01-24 01:20:10 +0300 |
---|---|---|
committer | Olof Johansson <olof@lixom.net> | 2015-01-24 01:20:10 +0300 |
commit | c6b4916460e66fc6250d3a3c04ef23e2c178736f (patch) | |
tree | e4e40cf78a14291c55db03fbeb402d84578cc0bc | |
parent | fd10a2e4113971f42c05796b8a487fdf10d32c48 (diff) | |
parent | b8be56634b247e5dc892d8ec6d785e77a5f23845 (diff) | |
download | linux-c6b4916460e66fc6250d3a3c04ef23e2c178736f.tar.xz |
Merge tag 'v3.20-next-dts2' of https://github.com/mbgg/linux-mediatek into next/dt
Merge "ARM: mediatek: DT changes for v3.20 (round 2)" from Matthias Brugger:
This adds uart support for mt6592 SoC.
* tag 'v3.20-next-dts2' of https://github.com/mbgg/linux-mediatek:
ARM: mediatek: dts: Add uart to mt6592
Signed-off-by: Olof Johansson <olof@lixom.net>
-rw-r--r-- | arch/arm/boot/dts/mt6592.dtsi | 38 |
1 files changed, 38 insertions, 0 deletions
diff --git a/arch/arm/boot/dts/mt6592.dtsi b/arch/arm/boot/dts/mt6592.dtsi index 67c817418392..c69201ffff72 100644 --- a/arch/arm/boot/dts/mt6592.dtsi +++ b/arch/arm/boot/dts/mt6592.dtsi @@ -78,6 +78,12 @@ #clock-cells = <0>; }; + uart_clk: dummy26m { + compatible = "fixed-clock"; + clock-frequency = <26000000>; + #clock-cells = <0>; + }; + timer: timer@10008000 { compatible = "mediatek,mt6577-timer"; reg = <0x10008000 0x80>; @@ -102,4 +108,36 @@ reg = <0x10211000 0x1000>, <0x10212000 0x1000>; }; + + uart0: serial@11002000 { + compatible = "mediatek,mt6577-uart"; + reg = <0x11002000 0x400>; + interrupts = <GIC_SPI 51 IRQ_TYPE_LEVEL_LOW>; + clocks = <&uart_clk>; + status = "disabled"; + }; + + uart1: serial@11003000 { + compatible = "mediatek,mt6577-uart"; + reg = <0x11003000 0x400>; + interrupts = <GIC_SPI 52 IRQ_TYPE_LEVEL_LOW>; + clocks = <&uart_clk>; + status = "disabled"; + }; + + uart2: serial@11004000 { + compatible = "mediatek,mt6577-uart"; + reg = <0x11004000 0x400>; + interrupts = <GIC_SPI 53 IRQ_TYPE_LEVEL_LOW>; + clocks = <&uart_clk>; + status = "disabled"; + }; + + uart3: serial@11005000 { + compatible = "mediatek,mt6577-uart"; + reg = <0x11005000 0x400>; + interrupts = <GIC_SPI 54 IRQ_TYPE_LEVEL_LOW>; + clocks = <&uart_clk>; + status = "disabled"; + }; }; |