<feed xmlns='http://www.w3.org/2005/Atom'>
<title>kernel/linux.git/drivers/hwmon/it87.c, branch v6.12.80</title>
<subtitle>Linux kernel stable tree (mirror)</subtitle>
<id>https://git.radix-linux.su/kernel/linux.git/atom?h=v6.12.80</id>
<link rel='self' href='https://git.radix-linux.su/kernel/linux.git/atom?h=v6.12.80'/>
<link rel='alternate' type='text/html' href='https://git.radix-linux.su/kernel/linux.git/'/>
<updated>2026-03-13T16:20:38+00:00</updated>
<entry>
<title>hwmon: (it87) Check the it87_lock() return value</title>
<updated>2026-03-13T16:20:38+00:00</updated>
<author>
<name>Bart Van Assche</name>
<email>bvanassche@acm.org</email>
</author>
<published>2026-02-23T22:00:14+00:00</published>
<link rel='alternate' type='text/html' href='https://git.radix-linux.su/kernel/linux.git/commit/?id=31f22b8051ee05a3bdde1e54536a1d30be3905e3'/>
<id>urn:sha1:31f22b8051ee05a3bdde1e54536a1d30be3905e3</id>
<content type='text'>
[ Upstream commit 07ed4f05bbfd2bc014974dcc4297fd3aa1cb88c0 ]

Return early in it87_resume() if it87_lock() fails instead of ignoring the
return value of that function. This patch suppresses a Clang thread-safety
warning.

Cc: Frank Crawford &lt;frank@crawford.emu.id.au&gt;
Cc: Guenter Roeck &lt;linux@roeck-us.net&gt;
Cc: Jean Delvare &lt;jdelvare@suse.com&gt;
Cc: linux-hwmon@vger.kernel.org
Fixes: 376e1a937b30 ("hwmon: (it87) Add calls to smbus_enable/smbus_disable as required")
Signed-off-by: Bart Van Assche &lt;bvanassche@acm.org&gt;
Link: https://lore.kernel.org/r/20260223220102.2158611-15-bart.vanassche@linux.dev
[groeck: Declare 'ret' at the beginning of it87_resume()]
Signed-off-by: Guenter Roeck &lt;linux@roeck-us.net&gt;
Signed-off-by: Sasha Levin &lt;sashal@kernel.org&gt;
</content>
</entry>
<entry>
<title>hwmon: (it87) Remove tests nolonger required</title>
<updated>2024-04-30T17:32:14+00:00</updated>
<author>
<name>Frank Crawford</name>
<email>frank@crawford.emu.id.au</email>
</author>
<published>2024-04-28T06:06:36+00:00</published>
<link rel='alternate' type='text/html' href='https://git.radix-linux.su/kernel/linux.git/commit/?id=79a4c239e0a7d692520fbf4c1dc86b1fea53ea5e'/>
<id>urn:sha1:79a4c239e0a7d692520fbf4c1dc86b1fea53ea5e</id>
<content type='text'>
Remove DMI tests for boards that are known to have issues with entering
configuration mode, as now we are testing the chips directly and no
longer need to rely on matching the board.

Leave the DMI table in place, for the nVIDIA board, and any future
expansions.

Signed-off-by: Frank Crawford &lt;frank@crawford.emu.id.au&gt;
Link: https://lore.kernel.org/r/20240428060653.2425296-5-frank@crawford.emu.id.au
Signed-off-by: Guenter Roeck &lt;linux@roeck-us.net&gt;
</content>
</entry>
<entry>
<title>hwmon: (it87) Test for chipset before entering configuration mode</title>
<updated>2024-04-30T17:32:14+00:00</updated>
<author>
<name>Frank Crawford</name>
<email>frank@crawford.emu.id.au</email>
</author>
<published>2024-04-28T06:06:35+00:00</published>
<link rel='alternate' type='text/html' href='https://git.radix-linux.su/kernel/linux.git/commit/?id=e58095cfc55692e4da4a5e87322e09a9b75186e0'/>
<id>urn:sha1:e58095cfc55692e4da4a5e87322e09a9b75186e0</id>
<content type='text'>
Major part of the change for the new method to avoid chipset issues.

The actual update does the following:

1) Lock the memory, but does not perform a SIO entry (previously it
would have performed an SIO entry).

2) Attempt to read the chipID.  This should be safe no matter which
chip we have.

3) If step (2) fails, then perform SIO entry and retry chipID read.  For
older chips and on failure it acts similarly to prior to this patch.

4) Set the sio_data-&gt;type, similar to previously.

5) If we have not performed an SIO entry, and this is not a chip type
with the NOCONF feature, then it will perform an SIO entry at this
point.

6) Proceed with setup as prior to this patch.

7) Any following access to the SIO registers will invoke the SIO entry
and SIO exit steps unless it is a chip with the NOCONF feature set.
This was set up in the previous patches in this patchset.

8) Update to the exit based on if it had performed a SIO entry or not.

Signed-off-by: Frank Crawford &lt;frank@crawford.emu.id.au&gt;
Link: https://lore.kernel.org/r/20240428060653.2425296-4-frank@crawford.emu.id.au
[groeck: s/intialised/initialized/]
Signed-off-by: Guenter Roeck &lt;linux@roeck-us.net&gt;
</content>
</entry>
<entry>
<title>hwmon: (it87) Do not enter configuration mode for some chiptypes</title>
<updated>2024-04-30T17:32:14+00:00</updated>
<author>
<name>Frank Crawford</name>
<email>frank@crawford.emu.id.au</email>
</author>
<published>2024-04-28T06:06:34+00:00</published>
<link rel='alternate' type='text/html' href='https://git.radix-linux.su/kernel/linux.git/commit/?id=e2e6a23f4bda2de9c7096aa9c310bc3400187e90'/>
<id>urn:sha1:e2e6a23f4bda2de9c7096aa9c310bc3400187e90</id>
<content type='text'>
Update the configuration mode entry code to allow conditional entry, and
apply to all calls.

Signed-off-by: Frank Crawford &lt;frank@crawford.emu.id.au&gt;
Link: https://lore.kernel.org/r/20240428060653.2425296-3-frank@crawford.emu.id.au
Signed-off-by: Guenter Roeck &lt;linux@roeck-us.net&gt;
</content>
</entry>
<entry>
<title>hwmon: (it87) Rename FEAT_CONF_NOEXIT to FEAT_NOCONF as more descriptive of requirement</title>
<updated>2024-04-30T17:32:14+00:00</updated>
<author>
<name>Frank Crawford</name>
<email>frank@crawford.emu.id.au</email>
</author>
<published>2024-04-28T06:06:33+00:00</published>
<link rel='alternate' type='text/html' href='https://git.radix-linux.su/kernel/linux.git/commit/?id=f4f3e5de2e363892953fba10328cc2ca1e8e6ff0'/>
<id>urn:sha1:f4f3e5de2e363892953fba10328cc2ca1e8e6ff0</id>
<content type='text'>
Rename previous definitions to match the new information that they are
preinitialised as enabled and should not receive codes to enter or exit
configuration mode.

Signed-off-by: Frank Crawford &lt;frank@crawford.emu.id.au&gt;
Link: https://lore.kernel.org/r/20240428060653.2425296-2-frank@crawford.emu.id.au
Signed-off-by: Guenter Roeck &lt;linux@roeck-us.net&gt;
</content>
</entry>
<entry>
<title>hwmon: (it87) Add support to detect sensor type AMDTSI</title>
<updated>2023-08-21T13:04:29+00:00</updated>
<author>
<name>Frank Crawford</name>
<email>frank@crawford.emu.id.au</email>
</author>
<published>2023-07-07T12:29:52+00:00</published>
<link rel='alternate' type='text/html' href='https://git.radix-linux.su/kernel/linux.git/commit/?id=6593eac899202eedf328247d6f1818453c1b49ac'/>
<id>urn:sha1:6593eac899202eedf328247d6f1818453c1b49ac</id>
<content type='text'>
Add test for sensor type AMDTSI which is available on certain recent
chipsets.

Signed-off-by: Frank Crawford &lt;frank@crawford.emu.id.au&gt;
Link: https://lore.kernel.org/r/20230707123005.956415-4-frank@crawford.emu.id.au
Signed-off-by: Guenter Roeck &lt;linux@roeck-us.net&gt;
</content>
</entry>
<entry>
<title>hwmon: (it87) Improve temperature reporting support</title>
<updated>2023-08-21T13:04:29+00:00</updated>
<author>
<name>Frank Crawford</name>
<email>frank@crawford.emu.id.au</email>
</author>
<published>2023-07-07T12:29:51+00:00</published>
<link rel='alternate' type='text/html' href='https://git.radix-linux.su/kernel/linux.git/commit/?id=2f60e5932942d923258b37d24d147cb7d765df3d'/>
<id>urn:sha1:2f60e5932942d923258b37d24d147cb7d765df3d</id>
<content type='text'>
Add test if thermistor sensor type attribute should be visible, i.e.
test if the attribute is defined.

Signed-off-by: Frank Crawford &lt;frank@crawford.emu.id.au&gt;
Link: https://lore.kernel.org/r/20230707123005.956415-3-frank@crawford.emu.id.au
[groeck: Dropped unnecessary 'type' variable in it87_temp_is_visible()]
Signed-off-by: Guenter Roeck &lt;linux@roeck-us.net&gt;
</content>
</entry>
<entry>
<title>hwmon: (it87) Split temperature sensor detection to separate function</title>
<updated>2023-08-21T13:04:29+00:00</updated>
<author>
<name>Frank Crawford</name>
<email>frank@crawford.emu.id.au</email>
</author>
<published>2023-07-07T12:29:50+00:00</published>
<link rel='alternate' type='text/html' href='https://git.radix-linux.su/kernel/linux.git/commit/?id=4018e0a9c00131d8514015749f45f0578cc59c64'/>
<id>urn:sha1:4018e0a9c00131d8514015749f45f0578cc59c64</id>
<content type='text'>
The temperature sensor type will need to be used in multiple places, so
split it out into its own function.

Signed-off-by: Frank Crawford &lt;frank@crawford.emu.id.au&gt;
Link: https://lore.kernel.org/r/20230707123005.956415-2-frank@crawford.emu.id.au
[groeck: Dropped unnecessary 'type' variable in show_temp_type()]
Signed-off-by: Guenter Roeck &lt;linux@roeck-us.net&gt;
</content>
</entry>
<entry>
<title>hwmon: (it87) Generalise support for FAN_CTL ON/OFF</title>
<updated>2023-06-08T13:44:14+00:00</updated>
<author>
<name>Frank Crawford</name>
<email>frank@crawford.emu.id.au</email>
</author>
<published>2023-05-27T09:47:56+00:00</published>
<link rel='alternate' type='text/html' href='https://git.radix-linux.su/kernel/linux.git/commit/?id=317840cfd665d69a728424d1a85b80264442357f'/>
<id>urn:sha1:317840cfd665d69a728424d1a85b80264442357f</id>
<content type='text'>
Support for FAN_CTL ON/OFF is currently disabled only for IT8603E but
there are severl chips that don't support the configuration bits to turn
off fan control entirely.  Generalise this support for any chip.

Add feature flag FEAT_FANCTL_ONOFF for chips that support configuration
bits for management of fan control off and assign all chips that support
the configuration.

Signed-off-by: Frank Crawford &lt;frank@crawford.emu.id.au&gt;
Link: https://lore.kernel.org/r/20230527094756.3464256-1-frank@crawford.emu.id.au
Signed-off-by: Guenter Roeck &lt;linux@roeck-us.net&gt;
</content>
</entry>
<entry>
<title>hwmon: (it87) Allow for chips with only 4 temp sensors</title>
<updated>2023-06-08T13:41:17+00:00</updated>
<author>
<name>Frank Crawford</name>
<email>frank@crawford.emu.id.au</email>
</author>
<published>2023-04-30T04:50:32+00:00</published>
<link rel='alternate' type='text/html' href='https://git.radix-linux.su/kernel/linux.git/commit/?id=339c8f2484a110fd94af4d045e2be9bf25800381'/>
<id>urn:sha1:339c8f2484a110fd94af4d045e2be9bf25800381</id>
<content type='text'>
Some chips are known to only have 4 temperature sensors and there is no
requirement to test for more.  Currently only the IT8622E fits this
category.

Signed-off-by: Frank Crawford &lt;frank@crawford.emu.id.au&gt;
Link: https://lore.kernel.org/r/20230430045032.1723288-1-frank@crawford.emu.id.au
Signed-off-by: Guenter Roeck &lt;linux@roeck-us.net&gt;
</content>
</entry>
</feed>
