<feed xmlns='http://www.w3.org/2005/Atom'>
<title>kernel/linux.git/arch/mips/generic, branch v6.6.132</title>
<subtitle>Linux kernel stable tree (mirror)</subtitle>
<id>https://git.radix-linux.su/kernel/linux.git/atom?h=v6.6.132</id>
<link rel='self' href='https://git.radix-linux.su/kernel/linux.git/atom?h=v6.6.132'/>
<link rel='alternate' type='text/html' href='https://git.radix-linux.su/kernel/linux.git/'/>
<updated>2023-06-09T07:54:17+00:00</updated>
<entry>
<title>mips: ingenic: Enable EXT/2 divider on JZ4750/55/60 if EXT is 24 MHz</title>
<updated>2023-06-09T07:54:17+00:00</updated>
<author>
<name>Paul Cercueil</name>
<email>paul@crapouillou.net</email>
</author>
<published>2023-06-04T12:26:54+00:00</published>
<link rel='alternate' type='text/html' href='https://git.radix-linux.su/kernel/linux.git/commit/?id=fc18139c28674688b36782fcafd6ba25c7013684'/>
<id>urn:sha1:fc18139c28674688b36782fcafd6ba25c7013684</id>
<content type='text'>
The JZ4750, JZ4755 and JZ4760 (non-B version) support using a 24 MHz
external crystal oscillator instead of the typical 12 MHz one.

However, most of the SoC's IP blocks only work with a 12 MHz clock.
Thanksfully, there is a /2 divider we can enable when a 24 MHz external
crystal is present.

Force-enable this /2 divider when the oscillator is 24 MHz, so that the
SoC always uses a 12 MHz clock internally.

It is done here, and not in the clocks driver, because we need the EXT
clock to be 12 MHz for the early console to work, and the clocks driver
probes way too late.

Signed-off-by: Paul Cercueil &lt;paul@crapouillou.net&gt;
Signed-off-by: Thomas Bogendoerfer &lt;tsbogend@alpha.franken.de&gt;
</content>
</entry>
<entry>
<title>mips: ingenic: Remove useless __maybe_unused</title>
<updated>2023-06-09T07:54:17+00:00</updated>
<author>
<name>Paul Cercueil</name>
<email>paul@crapouillou.net</email>
</author>
<published>2023-06-04T12:26:53+00:00</published>
<link rel='alternate' type='text/html' href='https://git.radix-linux.su/kernel/linux.git/commit/?id=50a1171d3bd1d0edd637b9fc5e81d842c5bc55c0'/>
<id>urn:sha1:50a1171d3bd1d0edd637b9fc5e81d842c5bc55c0</id>
<content type='text'>
These flags are useless in this case as the code referencing these data
structures is always seen by the compiler (and not behind #ifdef
guards).

Signed-off-by: Paul Cercueil &lt;paul@crapouillou.net&gt;
Signed-off-by: Thomas Bogendoerfer &lt;tsbogend@alpha.franken.de&gt;
</content>
</entry>
<entry>
<title>arch: mips: generic: Add missing of_node_put() in board-ranchu.c</title>
<updated>2022-06-21T15:04:30+00:00</updated>
<author>
<name>Liang He</name>
<email>windhl@126.com</email>
</author>
<published>2022-06-15T14:11:23+00:00</published>
<link rel='alternate' type='text/html' href='https://git.radix-linux.su/kernel/linux.git/commit/?id=4becf6417bbdc293734a590fe4ed38437bbcea2c'/>
<id>urn:sha1:4becf6417bbdc293734a590fe4ed38437bbcea2c</id>
<content type='text'>
In ranchu_measure_hpt_freq(), of_find_compatible_node() will return
a node pointer with refcount incremented. We should use of_put_node()
when it is not used anymore.

Signed-off-by: Liang He &lt;windhl@126.com&gt;
Signed-off-by: Thomas Bogendoerfer &lt;tsbogend@alpha.franken.de&gt;
</content>
</entry>
<entry>
<title>mips: ingenic: Do not manually reference the CPU clock</title>
<updated>2022-05-18T20:56:26+00:00</updated>
<author>
<name>Aidan MacDonald</name>
<email>aidanmacdonald.0x0@gmail.com</email>
</author>
<published>2022-04-28T16:44:54+00:00</published>
<link rel='alternate' type='text/html' href='https://git.radix-linux.su/kernel/linux.git/commit/?id=2b0f3d70ce7ca68c10b3a5beaf2da6a03c5b3c11'/>
<id>urn:sha1:2b0f3d70ce7ca68c10b3a5beaf2da6a03c5b3c11</id>
<content type='text'>
It isn't necessary to manually walk the device tree and enable
the CPU clock anymore. The CPU and other necessary clocks are
now flagged as critical in the clock driver, which accomplishes
the same thing in a more declarative fashion.

Signed-off-by: Aidan MacDonald &lt;aidanmacdonald.0x0@gmail.com&gt;
Reviewed-by: Paul Cercueil &lt;paul@crapouillou.net&gt;
Link: https://lore.kernel.org/r/20220428164454.17908-4-aidanmacdonald.0x0@gmail.com
Tested-by: 周琰杰 (Zhou Yanjie) &lt;zhouyanjie@wanyeetech.com&gt; # On X1000 and X1830
Signed-off-by: Stephen Boyd &lt;sboyd@kernel.org&gt;
</content>
</entry>
<entry>
<title>MIPS: new Kconfig option ZBOOT_LOAD_ADDRESS</title>
<updated>2022-01-02T13:17:30+00:00</updated>
<author>
<name>YunQiang Su</name>
<email>yunqiang.su@cipunited.com</email>
</author>
<published>2021-12-22T13:43:46+00:00</published>
<link rel='alternate' type='text/html' href='https://git.radix-linux.su/kernel/linux.git/commit/?id=79876cc1d7b801b28511440e5aec1b31d8df7a73'/>
<id>urn:sha1:79876cc1d7b801b28511440e5aec1b31d8df7a73</id>
<content type='text'>
If this option is not 0x0, it will be used for zboot load address.
Otherwise, the result of calc_vmlinuz_load_addr will be used.

The zload-y value for generic are also removed then, as the current
value breaks booting on qemu -M boston.
The result of calc_vmlinuz_load_addr works well for most of cases.

The default value of bcm47xx keeps as it currently.

Signed-off-by: YunQiang Su &lt;yunqiang.su@cipunited.com&gt;
Signed-off-by: Thomas Bogendoerfer &lt;tsbogend@alpha.franken.de&gt;
</content>
</entry>
<entry>
<title>MIPS: enable both vmlinux.gz.itb and vmlinuz for generic</title>
<updated>2022-01-02T13:17:00+00:00</updated>
<author>
<name>YunQiang Su</name>
<email>yunqiang.su@cipunited.com</email>
</author>
<published>2021-12-22T13:43:45+00:00</published>
<link rel='alternate' type='text/html' href='https://git.radix-linux.su/kernel/linux.git/commit/?id=31b2f3dc851c65fee288612432c4fc956f1a264e'/>
<id>urn:sha1:31b2f3dc851c65fee288612432c4fc956f1a264e</id>
<content type='text'>
vmlinux.gz.itb should be appended to all-$(CONFIG_MIPS_GENERIC)
instead of replacing. Otherwise, no vmlinuz will be built.

Signed-off-by: YunQiang Su &lt;yunqiang.su@cipunited.com&gt;
Signed-off-by: Thomas Bogendoerfer &lt;tsbogend@alpha.franken.de&gt;
</content>
</entry>
<entry>
<title>MIPS: generic: enable SMP on SMVP systems</title>
<updated>2021-12-21T12:51:47+00:00</updated>
<author>
<name>Sander Vanheule</name>
<email>sander@svanheule.net</email>
</author>
<published>2021-12-18T10:05:11+00:00</published>
<link rel='alternate' type='text/html' href='https://git.radix-linux.su/kernel/linux.git/commit/?id=18c7e03400aeb48f9d51df453b7ace5391ef4d29'/>
<id>urn:sha1:18c7e03400aeb48f9d51df453b7ace5391ef4d29</id>
<content type='text'>
In addition to CPS SMP setups, also try to initialise MT SMP setups with
multiple VPEs per CPU core. CMP SMP support is not provided as it is
considered deprecated.

Additionally, rework the code by dropping the err variable and make it
similar to how other platforms perform this initialisation.

Co-developed-by: INAGAKI Hiroshi &lt;musashino.open@gmail.com&gt;
Signed-off-by: INAGAKI Hiroshi &lt;musashino.open@gmail.com&gt;
Signed-off-by: Sander Vanheule &lt;sander@svanheule.net&gt;
Signed-off-by: Thomas Bogendoerfer &lt;tsbogend@alpha.franken.de&gt;
</content>
</entry>
<entry>
<title>MIPS: generic/yamon-dt: fix uninitialized variable error</title>
<updated>2021-11-16T08:27:01+00:00</updated>
<author>
<name>Colin Ian King</name>
<email>colin.i.king@googlemail.com</email>
</author>
<published>2021-11-10T23:28:24+00:00</published>
<link rel='alternate' type='text/html' href='https://git.radix-linux.su/kernel/linux.git/commit/?id=255e51da15baed47531beefd02f222e4dc01f1c1'/>
<id>urn:sha1:255e51da15baed47531beefd02f222e4dc01f1c1</id>
<content type='text'>
In the case where fw_getenv returns an error when fetching values
for ememsizea and memsize then variable phys_memsize is not assigned
a variable and will be uninitialized on a zero check of phys_memsize.
Fix this by initializing phys_memsize to zero.

Cleans up cppcheck error:
arch/mips/generic/yamon-dt.c:100:7: error: Uninitialized variable: phys_memsize [uninitvar]

Fixes: f41d2430bbd6 ("MIPS: generic/yamon-dt: Support &gt; 256MB of RAM")
Signed-off-by: Colin Ian King &lt;colin.i.king@gmail.com&gt;
Signed-off-by: Thomas Bogendoerfer &lt;tsbogend@alpha.franken.de&gt;
</content>
</entry>
<entry>
<title>MIPS: ingenic: Unconditionally enable clock of CPU #0</title>
<updated>2021-08-29T11:31:02+00:00</updated>
<author>
<name>Paul Cercueil</name>
<email>paul@crapouillou.net</email>
</author>
<published>2021-08-23T17:34:05+00:00</published>
<link rel='alternate' type='text/html' href='https://git.radix-linux.su/kernel/linux.git/commit/?id=71f8817c28e2e1e5549138e2aef68c2fd784e162'/>
<id>urn:sha1:71f8817c28e2e1e5549138e2aef68c2fd784e162</id>
<content type='text'>
Make sure that the PLL that feeds the CPU won't be stopped while the
kernel is running.

This fixes a problem on JZ4760 (and probably others) where under very
specific conditions, the main PLL would be turned OFF when the kernel
was shutting down, causing the shutdown process to fail.

Signed-off-by: Paul Cercueil &lt;paul@crapouillou.net&gt;
Signed-off-by: Thomas Bogendoerfer &lt;tsbogend@alpha.franken.de&gt;
</content>
</entry>
<entry>
<title>MIPS: generic: Return true/false (not 1/0) from bool functions</title>
<updated>2021-08-12T14:04:17+00:00</updated>
<author>
<name>Huilong Deng</name>
<email>denghuilong@cdjrlc.com</email>
</author>
<published>2021-08-11T04:36:15+00:00</published>
<link rel='alternate' type='text/html' href='https://git.radix-linux.su/kernel/linux.git/commit/?id=4d2ee1be4c2a5552f083b6d7db4be224f96313b5'/>
<id>urn:sha1:4d2ee1be4c2a5552f083b6d7db4be224f96313b5</id>
<content type='text'>
./arch/mips/generic/board-ocelot.c:29:9-10: WARNING: return of 0/1 in
function 'ocelot_detect' with return type bool

Signed-off-by: Huilong Deng &lt;denghuilong@cdjrlc.com&gt;
Signed-off-by: Thomas Bogendoerfer &lt;tsbogend@alpha.franken.de&gt;
</content>
</entry>
</feed>
