kernel/linux.git/arch/csky/include/asm/cache.h, branch v6.12.80

csky: Support icache flush without specific instructions

2020-02-21T07:43:24+00:00

Some CPUs don't support icache specific instructions to flush icache lines in broadcast way. We use cpu control registers to flush local icache and use IPI to notify other cores. Signed-off-by: Guo Ren

csky: Optimize arch_sync_dma_for_cpu/device with dma_inv_range

2019-08-06T07:15:34+00:00

DMA_FROM_DEVICE only need to read dma data of memory into CPU cache, so there is no need to clear cache before. Also clear + inv for DMA_FROM_DEVICE won't cause problem, because the memory range for dma won't be touched by software during dma working. Changes for V2: - Remove clr cache and ignore the DMA_TO_DEVICE in _for_cpu. - Change inv to wbinv cache with DMA_FROM_DEVICE in _for_device. Signed-off-by: Guo Ren Cc: Arnd Bergmann

csky: Cache and TLB routines

2018-10-25T15:36:19+00:00

This patch adds cache and tlb sync codes for abiv1 & abiv2. Signed-off-by: Guo Ren Reviewed-by: Arnd Bergmann