<feed xmlns='http://www.w3.org/2005/Atom'>
<title>Tianocore/edk2.git/OvmfPkg, branch dependabot/github_actions/actions/setup-python-6</title>
<subtitle>EDK II (mirror)</subtitle>
<id>https://git.radix-linux.su/Tianocore/edk2.git/atom?h=dependabot%2Fgithub_actions%2Factions%2Fsetup-python-6</id>
<link rel='self' href='https://git.radix-linux.su/Tianocore/edk2.git/atom?h=dependabot%2Fgithub_actions%2Factions%2Fsetup-python-6'/>
<link rel='alternate' type='text/html' href='https://git.radix-linux.su/Tianocore/edk2.git/'/>
<updated>2025-09-11T19:32:07+00:00</updated>
<entry>
<title>OvmfPkg/ResetVector: reorganize #vc exit handler setup.</title>
<updated>2025-09-11T19:32:07+00:00</updated>
<author>
<name>Gerd Hoffmann</name>
<email>kraxel@redhat.com</email>
</author>
<published>2025-09-08T14:32:38+00:00</published>
<link rel='alternate' type='text/html' href='https://git.radix-linux.su/Tianocore/edk2.git/commit/?id=4a1dca59f6730da5746597b24c608b001c87486f'/>
<id>urn:sha1:4a1dca59f6730da5746597b24c608b001c87486f</id>
<content type='text'>
Move setup + teardown of the #vc exception handler to separate
functions.  Setup as early as possible (right after entering 32-bit
mode).  Teardown as late as possible (right before entering 64-bit
mode).

This makes the cpuid instruction work in all 32-bit code, no matter
what mode (native/TDX/SEV) the code is running in.  Specifically
the TDX probe code works properly in SEV mode because the #vc handler
emulates the instruction properly.

Signed-off-by: Gerd Hoffmann &lt;kraxel@redhat.com&gt;
</content>
</entry>
<entry>
<title>OvmfPkg/ResetVector: move ReloadFlat32 call</title>
<updated>2025-09-11T19:32:07+00:00</updated>
<author>
<name>Gerd Hoffmann</name>
<email>kraxel@redhat.com</email>
</author>
<published>2025-09-08T14:34:50+00:00</published>
<link rel='alternate' type='text/html' href='https://git.radix-linux.su/Tianocore/edk2.git/commit/?id=6d90162e2803a9627460a0b88548028d46910dba'/>
<id>urn:sha1:6d90162e2803a9627460a0b88548028d46910dba</id>
<content type='text'>
Move the call from IntelTdx.asm to Main.asm.  This is needed when using
the Main32 entry point.  Right now is used in TDX mode only, but this
can potentially used by other modes (native, SEV) too.  So prepare for
that.

Signed-off-by: Gerd Hoffmann &lt;kraxel@redhat.com&gt;
</content>
</entry>
<entry>
<title>OvmfPkg/MemFd: switch Microvm build to include</title>
<updated>2025-09-11T17:47:40+00:00</updated>
<author>
<name>Gerd Hoffmann</name>
<email>kraxel@redhat.com</email>
</author>
<published>2025-09-11T12:09:58+00:00</published>
<link rel='alternate' type='text/html' href='https://git.radix-linux.su/Tianocore/edk2.git/commit/?id=ea5a8582e776860f5697b75ce550254ecbc64fa2'/>
<id>urn:sha1:ea5a8582e776860f5697b75ce550254ecbc64fa2</id>
<content type='text'>
Signed-off-by: Gerd Hoffmann &lt;kraxel@redhat.com&gt;
</content>
</entry>
<entry>
<title>OvmfPkg/MemFd: switch OvmfPkgIa32X64 build to include</title>
<updated>2025-09-11T17:47:40+00:00</updated>
<author>
<name>Gerd Hoffmann</name>
<email>kraxel@redhat.com</email>
</author>
<published>2025-09-11T12:06:28+00:00</published>
<link rel='alternate' type='text/html' href='https://git.radix-linux.su/Tianocore/edk2.git/commit/?id=f8953fd9bdcac89e342c011017457948bc5a69bd'/>
<id>urn:sha1:f8953fd9bdcac89e342c011017457948bc5a69bd</id>
<content type='text'>
Signed-off-by: Gerd Hoffmann &lt;kraxel@redhat.com&gt;
</content>
</entry>
<entry>
<title>OvmfPkg/MemFd: add AmdSev changes, switch AmdSev build to include</title>
<updated>2025-09-11T17:47:40+00:00</updated>
<author>
<name>Gerd Hoffmann</name>
<email>kraxel@redhat.com</email>
</author>
<published>2025-09-11T12:00:36+00:00</published>
<link rel='alternate' type='text/html' href='https://git.radix-linux.su/Tianocore/edk2.git/commit/?id=4b1711d431a7605eb73c4c9c4f88ca8bf59750e9'/>
<id>urn:sha1:4b1711d431a7605eb73c4c9c4f88ca8bf59750e9</id>
<content type='text'>
Signed-off-by: Gerd Hoffmann &lt;kraxel@redhat.com&gt;
</content>
</entry>
<entry>
<title>OvmfPkg/MemFd: move MEMFD config from OvmfPkgX64 to include file</title>
<updated>2025-09-11T17:47:40+00:00</updated>
<author>
<name>Gerd Hoffmann</name>
<email>kraxel@redhat.com</email>
</author>
<published>2025-09-11T11:38:41+00:00</published>
<link rel='alternate' type='text/html' href='https://git.radix-linux.su/Tianocore/edk2.git/commit/?id=9d282ec2d915e35b170827d1991a293f330b2914'/>
<id>urn:sha1:9d282ec2d915e35b170827d1991a293f330b2914</id>
<content type='text'>
Signed-off-by: Gerd Hoffmann &lt;kraxel@redhat.com&gt;
</content>
</entry>
<entry>
<title>OvmfPkg: Add NETWORK_ISCSI_DEFAULT_ENABLE build flag</title>
<updated>2025-09-11T08:19:20+00:00</updated>
<author>
<name>Richard Lyu</name>
<email>richard.lyu@suse.com</email>
</author>
<published>2025-09-10T13:56:11+00:00</published>
<link rel='alternate' type='text/html' href='https://git.radix-linux.su/Tianocore/edk2.git/commit/?id=502f0dfda4f2c4d1cc091f68b6467b6ef12cab45'/>
<id>urn:sha1:502f0dfda4f2c4d1cc091f68b6467b6ef12cab45</id>
<content type='text'>
REF: https://github.com/tianocore/edk2/issues/11483

Introduce a new build flag NETWORK_ISCSI_DEFAULT_ENABLE to control
whether iSCSI support is enabled by default without setting fwcfg. This
allows developers to decide at build time if the IScsiDxe driver should be
included and enabled by default.

If NETWORK_ISCSI_DEFAULT_ENABLE is set to FALSE, IScsiDxe will still be
built when NETWORK_ISCSI_ENABLE is TRUE, but the default PCD value
(gUefiOvmfPkgTokenSpaceGuid.PcdEntryPointOverrideDefaultValue) will be
set to "no". This ensures iSCSI remains disabled at runtime unless enabled
explicitly by fwcfg.

This change provides more flexibility for both build-time and runtime
configuration of iSCSI support.

Signed-off-by: Richard Lyu &lt;richard.lyu@suse.com&gt;
</content>
</entry>
<entry>
<title>OvmfPkg: Remove OVMF IA32</title>
<updated>2025-09-09T18:49:32+00:00</updated>
<author>
<name>Oliver Smith-Denny</name>
<email>osde@microsoft.com</email>
</author>
<published>2025-08-25T18:24:03+00:00</published>
<link rel='alternate' type='text/html' href='https://git.radix-linux.su/Tianocore/edk2.git/commit/?id=1fb88ffe284782cc79e306306b8d19829b6248b7'/>
<id>urn:sha1:1fb88ffe284782cc79e306306b8d19829b6248b7</id>
<content type='text'>
This commit removes OVMF IA32 from edk2 per RFC
https://edk2.groups.io/g/devel/topic/rfc_remove_ovmf_ia32_and/114152215.

OVMF IA32 is a 32 bit only platform that no longer represents the vast
majority of physical platforms. The RFC details more reasoning in
much more depth.

OVMF IA32 will be kept in a branch off the edk2-stable202508 tag for
any long term consumers; it will receive build break updates only
(e.g. if an upstream submodule changes location).

Signed-off-by: Oliver Smith-Denny &lt;osde@microsoft.com&gt;
</content>
</entry>
<entry>
<title>OvmfPkg/MemEncryptSevLib: Check if SEV-SNP coherency mitigitation is needed</title>
<updated>2025-09-09T17:43:31+00:00</updated>
<author>
<name>Tom Lendacky</name>
<email>thomas.lendacky@amd.com</email>
</author>
<published>2025-07-22T20:06:18+00:00</published>
<link rel='alternate' type='text/html' href='https://git.radix-linux.su/Tianocore/edk2.git/commit/?id=20f24c0f67b3364cd590e1eea470f74be40e7710'/>
<id>urn:sha1:20f24c0f67b3364cd590e1eea470f74be40e7710</id>
<content type='text'>
CPUID bit Fn8000001F_EBX[31] defines the COHERNECY_SFW_NO CPUID bit that,
when set, indicates that the software mitigation for this vulnerability is
not needed.

Add support to check for this CPUID bit and avoid the mitigation if set.

Signed-off-by: Tom Lendacky &lt;thomas.lendacky@amd.com&gt;
</content>
</entry>
<entry>
<title>OvmfPkg/ResetVector: Make ReceivedVc a flag in SEV-ES workarea</title>
<updated>2025-09-09T17:43:31+00:00</updated>
<author>
<name>Tom Lendacky</name>
<email>thomas.lendacky@amd.com</email>
</author>
<published>2025-07-22T18:38:22+00:00</published>
<link rel='alternate' type='text/html' href='https://git.radix-linux.su/Tianocore/edk2.git/commit/?id=f41f938b35dec30a88c8509dbfce5ddd87472e24'/>
<id>urn:sha1:f41f938b35dec30a88c8509dbfce5ddd87472e24</id>
<content type='text'>
In preparation for adding another indicator flag, change the ReceivedVc
field into a flags field. Since the code is used by both assembler and
C files, use bitmasks for field definitions. The VC flag is bit 0.

Signed-off-by: Tom Lendacky &lt;thomas.lendacky@amd.com&gt;
</content>
</entry>
</feed>
