<feed xmlns='http://www.w3.org/2005/Atom'>
<title>Tianocore/edk2.git/DynamicTablesPkg/Library/FdtHwInfoParserLib, branch dependabot/github_actions/actions/github-script-9</title>
<subtitle>EDK II (mirror)</subtitle>
<id>https://git.radix-linux.su/Tianocore/edk2.git/atom?h=dependabot%2Fgithub_actions%2Factions%2Fgithub-script-9</id>
<link rel='self' href='https://git.radix-linux.su/Tianocore/edk2.git/atom?h=dependabot%2Fgithub_actions%2Factions%2Fgithub-script-9'/>
<link rel='alternate' type='text/html' href='https://git.radix-linux.su/Tianocore/edk2.git/'/>
<updated>2026-04-20T13:25:34+00:00</updated>
<entry>
<title>DynamicTablesPkg/FdtHwInfoParserLib: Update SmmuV3 DeviceId Valid flag</title>
<updated>2026-04-20T13:25:34+00:00</updated>
<author>
<name>Pierre Gondois</name>
<email>pierre.gondois@arm.com</email>
</author>
<published>2026-04-20T09:10:12+00:00</published>
<link rel='alternate' type='text/html' href='https://git.radix-linux.su/Tianocore/edk2.git/commit/?id=30b1cb6cabb95f1c385564957a7246882f828519'/>
<id>urn:sha1:30b1cb6cabb95f1c385564957a7246882f828519</id>
<content type='text'>
SmmuV3 nodes with revision 5 have a flag with a
"DeviceID mapping index valid" bit:
"Set to 1 if the DeviceID mapping index field is valid. Set to 0.
otherwise".

Set this flag if the DeviceId mapping field has been populated.

Signed-off-by: Pierre Gondois &lt;pierre.gondois@arm.com&gt;
</content>
</entry>
<entry>
<title>DynamicTablesPkg: handle missing 'iommu-map' in root complex parser</title>
<updated>2026-04-03T00:17:05+00:00</updated>
<author>
<name>Sami Mujawar</name>
<email>sami.mujawar@arm.com</email>
</author>
<published>2025-11-18T15:19:55+00:00</published>
<link rel='alternate' type='text/html' href='https://git.radix-linux.su/Tianocore/edk2.git/commit/?id=18d0c3596e9312ebaff2ad4ba653c6aa5d5dd9cd'/>
<id>urn:sha1:18d0c3596e9312ebaff2ad4ba653c6aa5d5dd9cd</id>
<content type='text'>
Some guests (e.g. kvmtool) do not provide a SMMU, so the PCI node
in the DTB lacks an 'iommu-map'. The current code ASSERTs during
boot with:
"ASSERT [ConfigurationManagerDxe] RootComplexParser.c(244):
(Data != ((void *) 0)) &amp;&amp; ((DataSize % (4 * sizeof (UINT32))) == 0)"

Instead, return EFI_NOT_FOUND when 'iommu-map' is absent so firmware
boot can proceed.

Cc: Ard Biesheuvel &lt;ardb+tianocore@kernel.org&gt;
Cc: Leif Lindholm &lt;leif.lindholm@oss.qualcomm.com&gt;
Cc: Gerd Hoffmann &lt;kraxel@redhat.com&gt;
Signed-off-by: Sami Mujawar &lt;sami.mujawar@arm.com&gt;
</content>
</entry>
<entry>
<title>DynamicTablesPkg: Replace include guards with #pragma once</title>
<updated>2026-02-23T21:01:28+00:00</updated>
<author>
<name>Michael Kubacki</name>
<email>michael.kubacki@microsoft.com</email>
</author>
<published>2026-02-03T17:36:36+00:00</published>
<link rel='alternate' type='text/html' href='https://git.radix-linux.su/Tianocore/edk2.git/commit/?id=01f75b3927b8d98fa0a6fbfb6a79420985f107f0'/>
<id>urn:sha1:01f75b3927b8d98fa0a6fbfb6a79420985f107f0</id>
<content type='text'>
Replace traditional `#ifndef`/`#define`/`#endif` include guards with
`#pragma` once.

`#pragma once` is a widely supported preprocessor directive that
prevents header files from being included multiple times. It is
supported by all toolchains used to build edk2: GCC, Clang/LLVM, and
MSVC.

Compared to macro-based include guards, `#pragma once`:

- Eliminates the risk of macro name collisions or copy/paste errors
  where two headers inadvertently use the same guard macro.
- Eliminate inconsistency in the way include guard macros are named
  (e.g., some files use `__FILE_H__`, others use `FILE_H_`, etc.).
- Reduces boilerplate (three lines replaced by one).
- Avoids polluting the macro namespace with guard symbols.
- Can improve build times as the preprocessor can skip re-opening the
  file entirely, rather than re-reading it to find the matching
  `#endif` ("multiple-include optimization").
  - Note that some compilers may already optimize traditional include
    guards, by recognzining the idiomatic pattern.

This change is made acknowledging that overall portability of the
code will technically be reduced, as `#pragma once` is not part of the
C/C++ standards.

However, this is considered acceptable given:

1. edk2 already defines a subset of supported compilers in
   BaseTools/Conf/tools_def.template, all of which have supported
   `#pragma once` for over two decades.
2. There have been concerns raised to the project about inconsistent
   include guard naming and potential macro collisions.

Approximate compiler support dates:

- MSVC: Supported since Visual C++ 4.2 (1996)
- GCC: Supported since 3.4 (2004)
  (http://gnu.ist.utl.pt/software/gcc/gcc-3.4/changes.html)
- Clang (LLVM based): Since initial release in 2007

Signed-off-by: Michael Kubacki &lt;michael.kubacki@microsoft.com&gt;
</content>
</entry>
<entry>
<title>DynamicTablesPkg: Fix spelling issues</title>
<updated>2025-12-22T18:53:02+00:00</updated>
<author>
<name>Michael D Kinney</name>
<email>michael.d.kinney@intel.com</email>
</author>
<published>2025-12-07T04:03:49+00:00</published>
<link rel='alternate' type='text/html' href='https://git.radix-linux.su/Tianocore/edk2.git/commit/?id=5eec446ba6854c77cdb2b982be4ca9bda4f902e2'/>
<id>urn:sha1:5eec446ba6854c77cdb2b982be4ca9bda4f902e2</id>
<content type='text'>
Add "smcbios" to extended works in ci.yaml file and
fix typos.

Signed-off-by: Michael D Kinney &lt;michael.d.kinney@intel.com&gt;
</content>
</entry>
<entry>
<title>DynamicTablesPkg/FdtHwInfoParserLib/Serial: RISC-V: Convert to GSI</title>
<updated>2025-12-02T20:52:41+00:00</updated>
<author>
<name>Sunil V L</name>
<email>sunilvl@ventanamicro.com</email>
</author>
<published>2025-09-12T12:27:08+00:00</published>
<link rel='alternate' type='text/html' href='https://git.radix-linux.su/Tianocore/edk2.git/commit/?id=d6748c514b1f04ecf4e4ed71bb41a159462cde77'/>
<id>urn:sha1:d6748c514b1f04ecf4e4ed71bb41a159462cde77</id>
<content type='text'>
In RISC-V, the GSI space is spread across multiple PLICs/APLICs. Hence,
any device's IRQ number in the FDT should be appropriately converted to
a GSI number based on its parent interrupt controller. Do this for UART
parsing in RISC-V.

Signed-off-by: Sunil V L &lt;sunilvl@ventanamicro.com&gt;
</content>
</entry>
<entry>
<title>DynamicTablesPkg/FdtHwInfoParserLib/Pci: Convert IRQ to GSI for RISC-V</title>
<updated>2025-12-02T20:52:41+00:00</updated>
<author>
<name>Sunil V L</name>
<email>sunilvl@ventanamicro.com</email>
</author>
<published>2024-08-04T21:24:27+00:00</published>
<link rel='alternate' type='text/html' href='https://git.radix-linux.su/Tianocore/edk2.git/commit/?id=524e4c8a0586ef7ea874300c63a8fd8335bdafe3'/>
<id>urn:sha1:524e4c8a0586ef7ea874300c63a8fd8335bdafe3</id>
<content type='text'>
On RISC-V platforms, the Global System Interrupt (GSI) space is divided
across multiple PLIC/APLIC interrupt controllers. The IRQ number in the
device tree (DT) needs to be translated to the corresponding GSI by:

1. Mapping the IRQ number to its parent interrupt controller using the
   phandle from the 'interrupt-map' property.
2. Converting the IRQ to a GSI number using the interrupt controller’s
   GSI base.

This change ensures accurate IRQ-to-GSI translation for PCI devices,
enabling correct interrupt routing on RISC-V systems.

Signed-off-by: Sunil V L &lt;sunilvl@ventanamicro.com&gt;
</content>
</entry>
<entry>
<title>DynamicTablesPkg/FdtHwInfoParserLib: Detect IRQ type based on IntcCells</title>
<updated>2025-12-02T20:52:41+00:00</updated>
<author>
<name>Sunil V L</name>
<email>sunilvl@ventanamicro.com</email>
</author>
<published>2024-08-04T07:03:44+00:00</published>
<link rel='alternate' type='text/html' href='https://git.radix-linux.su/Tianocore/edk2.git/commit/?id=0411b05771e58719b94e09e51c1d0ae8a263b3b4'/>
<id>urn:sha1:0411b05771e58719b94e09e51c1d0ae8a263b3b4</id>
<content type='text'>
For some architectures and interrupt controllers, such as RISC-V’s
PLIC, the PCI interrupt map does not include an explicit IRQ type.

Update the parser to set the IRQ type to 0 when the interrupt
controller’s 'interrupt-cells' property has a count of 1 or less,
indicating no IRQ type information is provided.

This change improves compatibility with RISC-V and similar platforms.

Signed-off-by: Sunil V L &lt;sunilvl@ventanamicro.com&gt;
</content>
</entry>
<entry>
<title>DynamicTablesPkg/FdtHwInfoParserLib: Add RISC-V FDT parsers</title>
<updated>2025-12-02T20:52:41+00:00</updated>
<author>
<name>Sunil V L</name>
<email>sunilvl@ventanamicro.com</email>
</author>
<published>2024-06-20T11:42:24+00:00</published>
<link rel='alternate' type='text/html' href='https://git.radix-linux.su/Tianocore/edk2.git/commit/?id=b6c60927c45ff311b3adc6a6c44a3628c5f7a062'/>
<id>urn:sha1:b6c60927c45ff311b3adc6a6c44a3628c5f7a062</id>
<content type='text'>
Add FDT parsers for RISC-V that extract hardware information from the
Flattened Device Tree (FDT) and create corresponding Configuration
Manager (CM) objects.

These CM objects provide the necessary data for ACPI table generators,
such as MADT, RHCT, and SSDT, to construct RISC-V-specific tables.

Signed-off-by: Sunil V L &lt;sunilvl@ventanamicro.com&gt;
</content>
</entry>
<entry>
<title>DynamicTablesPkg/FdtHwInfoParserLib: Add Arm IORT parser</title>
<updated>2025-10-13T10:45:45+00:00</updated>
<author>
<name>Sarah Walker</name>
<email>Sarah.Walker2@arm.com</email>
</author>
<published>2025-09-03T10:35:25+00:00</published>
<link rel='alternate' type='text/html' href='https://git.radix-linux.su/Tianocore/edk2.git/commit/?id=954ee29013899ebdc9c263b3bd6268015dafc07a'/>
<id>urn:sha1:954ee29013899ebdc9c263b3bd6268015dafc07a</id>
<content type='text'>
Add a parser for IORT. Currently generates PCI Root Complex and SMMUv3
nodes.

Signed-off-by: Sarah Walker &lt;Sarah.Walker2@arm.com&gt;
</content>
</entry>
<entry>
<title>DynamicTablesPkg: FdtHwInfoParserLib: Generate GIC ITS group objects</title>
<updated>2025-10-13T10:45:45+00:00</updated>
<author>
<name>Sarah Walker</name>
<email>Sarah.Walker2@arm.com</email>
</author>
<published>2025-09-03T10:32:34+00:00</published>
<link rel='alternate' type='text/html' href='https://git.radix-linux.su/Tianocore/edk2.git/commit/?id=ba69c6d514ff64b444b8392b4e967925831bd8f2'/>
<id>urn:sha1:ba69c6d514ff64b444b8392b4e967925831bd8f2</id>
<content type='text'>
Add generation of GIC ITS identifier array and group CmObjs.

Signed-off-by: Sarah Walker &lt;Sarah.Walker2@arm.com&gt;
</content>
</entry>
</feed>
