<feed xmlns='http://www.w3.org/2005/Atom'>
<title>Tianocore/edk2-platforms.git/Silicon/Intel/Tools, branch CodeCleanup</title>
<subtitle>EDK II sample platform branches and tags (mirror)</subtitle>
<id>https://git.radix-linux.su/Tianocore/edk2-platforms.git/atom?h=CodeCleanup</id>
<link rel='self' href='https://git.radix-linux.su/Tianocore/edk2-platforms.git/atom?h=CodeCleanup'/>
<link rel='alternate' type='text/html' href='https://git.radix-linux.su/Tianocore/edk2-platforms.git/'/>
<updated>2024-03-08T08:29:34+00:00</updated>
<entry>
<title>Silicon/Intel/FitGen：FIT change for FBM entry.</title>
<updated>2024-03-08T08:29:34+00:00</updated>
<author>
<name>Liqi Liu</name>
<email>liqi.liu@intel.com</email>
</author>
<published>2023-11-17T09:05:59+00:00</published>
<link rel='alternate' type='text/html' href='https://git.radix-linux.su/Tianocore/edk2-platforms.git/commit/?id=4e478301f40edd4ec9485e5a34fddc4007b715e8'/>
<id>urn:sha1:4e478301f40edd4ec9485e5a34fddc4007b715e8</id>
<content type='text'>
REF:https://bugzilla.tianocore.org/show_bug.cgi?id=4621

1)Refer to FIT spec change, add a new entry in FIT table -
FSP Boot Manifest(Type 0xD) to store the location of FBM.
2)We found that 0xD was occupied by FIT_TABLE_TYPE_BIOS_DATA_AREA.
But all FIT specs in archive show record 0xD as reserved.After
confirming with architect,we will use 0xD for FBM and update
FitGen.c accordingly.

Reviewed-by: Yuwei Chen &lt;yuwei.chen@intel.com&gt;
Signed-off-by: Liqi Liu &lt;liqi.liu@intel.com&gt;
Cc: Chen Christine &lt;yuwei.chen@intel.com&gt;
Cc: Feng Bob C &lt;bob.c.feng@intel.com&gt;
Cc: Chagnanty Rangasai V &lt;rangasai.v.chaganty@intel.com&gt;
Cc: Liming Gao &lt;gaoliming@byosoft.com.cn&gt;
</content>
</entry>
<entry>
<title>S-ACM entry ver 0x200 does not contain requested FMS&amp;mask</title>
<updated>2022-12-30T02:34:59+00:00</updated>
<author>
<name>Dakota Chiang</name>
<email>dakota.chiang@intel.com</email>
</author>
<published>2022-12-27T09:23:29+00:00</published>
<link rel='alternate' type='text/html' href='https://git.radix-linux.su/Tianocore/edk2-platforms.git/commit/?id=1b384543244985f281793a122b35409bb6968a1f'/>
<id>urn:sha1:1b384543244985f281793a122b35409bb6968a1f</id>
<content type='text'>
REF: https://bugzilla.tianocore.org/show_bug.cgi?id=4198

After commit 1e1e35bb3b2fceea75ad97968da4b31f059dcb4c,
FIT Type 2 ACM entry is not generated as expected with given -I arguments.
FMS/FMS value is overridden by GetAcmFms().

This patch detects whether FMS/FMS Mask is already assigned
with -I argument. If it's not zero, skip invoking GetAcmFms().

Signed-off-by: Dakota Chiang &lt;dakota.chiang@intel.com&gt;
Reviewed-by: Bob Feng &lt;bob.c.feng@intel.com&gt;

Cc: Bob Feng &lt;bob.c.feng@intel.com&gt;
Cc: Liming Gao &lt;gaoliming@byosoft.com.cn&gt;
Cc: Jason1 Lin &lt;jason1.lin@intel.com&gt;
Cc: Rahul R Kumar &lt;rahul.r.kumar@intel.com&gt;
</content>
</entry>
<entry>
<title>Silicon/Intel/FitGen:FitGen Supporting MultiFIT 2 rc</title>
<updated>2022-11-21T23:23:10+00:00</updated>
<author>
<name>Kumar, Rahul R</name>
<email>rahul.r.kumar@intel.com</email>
</author>
<published>2022-11-16T01:58:10+00:00</published>
<link rel='alternate' type='text/html' href='https://git.radix-linux.su/Tianocore/edk2-platforms.git/commit/?id=1e1e35bb3b2fceea75ad97968da4b31f059dcb4c'/>
<id>urn:sha1:1e1e35bb3b2fceea75ad97968da4b31f059dcb4c</id>
<content type='text'>
REF: https://bugzilla.tianocore.org/show_bug.cgi?id=4155

With new implementation, FITGEN will populate info needed
for the PROT assisted BootGuard solution and TXT on servers
using FIT 4 Entry. FitGen based on the CPU FMS FITGEN will
decide to call one of the two Type 2 FIT entry.

Signed-off-by: Rahul R Kumar &lt;rahul.r.kumar@intel.com&gt;
Reviewed-by: Bob Feng &lt;bob.c.feng@intel.com&gt;
</content>
</entry>
<entry>
<title>edk2-Platforms:Add VAB FIT record types support in FitGen.c</title>
<updated>2022-10-31T15:08:44+00:00</updated>
<author>
<name>Pavamana Holavanahalli</name>
<email>pavamana.hv@intel.com</email>
</author>
<published>2022-10-31T14:57:43+00:00</published>
<link rel='alternate' type='text/html' href='https://git.radix-linux.su/Tianocore/edk2-platforms.git/commit/?id=4bb490aad71823d3e53ef82f98d5f11b0d8180f3'/>
<id>urn:sha1:4bb490aad71823d3e53ef82f98d5f11b0d8180f3</id>
<content type='text'>
REF: https://bugzilla.tianocore.org/show_bug.cgi?id=4086

This commit adds support for new FIT record type for
Vendor Authorized Boot (VAB) security technology(FIT spec revision 1.4).
VAB defines 3 new following types
Vendor Authorized Boot Provisioning Table (Type 0x1A)
Vendor Authorized Boot Image Manifest (Type 0x1B)
Vendor Authorized Boot Key Manifest (Type 0x1C)
The code has been updated to align these binaries on 64 byte boundary
and not to overlap with other regions, similar to Key manifest,
Boot Policy manifest and other optional types.

Also added macros to define FIT spec Major and Minor version numbers and
print the same instead of hardcoded string.

Signed-off-by: Pavamana Holavanahalli &lt;pavamana.hv@intel.com&gt;
Reviewed-by: Bob Feng &lt;bob.c.feng@intel.com&gt;
</content>
</entry>
<entry>
<title>Silicon/Intel/FitGen: Fix Type 2 entry version value from BiosInfo would always 0x0</title>
<updated>2022-07-13T15:50:12+00:00</updated>
<author>
<name>Jason1 Lin</name>
<email>jason1.lin@intel.com</email>
</author>
<published>2022-07-13T05:55:56+00:00</published>
<link rel='alternate' type='text/html' href='https://git.radix-linux.su/Tianocore/edk2-platforms.git/commit/?id=9935472b19466b630c684a1153df7693aab4ee5e'/>
<id>urn:sha1:9935472b19466b630c684a1153df7693aab4ee5e</id>
<content type='text'>
REF: https://bugzilla.tianocore.org/show_bug.cgi?id=3988

With the change #3958 using the incorrect variable to
store the S-ACM entry version.
That would cause the value always 0x0.

gFitTableContext.StartupAcm[gFitTableContext.StartupAcmNumber].Version
variable should be corrected to
gFitTableContext.StartupAcmVersion[gFitTableContext.StartupAcmNumber].

Signed-off-by: Jason1 Lin &lt;jason1.lin@intel.com&gt;
Cc: Bob Feng &lt;bob.c.feng@intel.com&gt;
Cc: Liming Gao &lt;gaoliming@byosoft.com.cn&gt;
Cc: Yuwei Chen &lt;yuwei.chen@intel.com&gt;
Cc: Isaac W Oram &lt;isaac.w.oram@intel.com&gt;
Cc: Rangasai V Chaganty &lt;rangasai.v.chaganty@intel.com&gt;
Cc: Dakota Chiang &lt;dakota.chiang@intel.com&gt;
Reviewed-by: Bob Feng &lt;bob.c.feng@intel.com&gt;
Reviewed-by: Sai Chaganty &lt;rangasai.v.chaganty@intel.com&gt;
</content>
</entry>
<entry>
<title>Silicon/Intel/FitGen: Support Startup ACM entries (Type 2) 0x200 Version</title>
<updated>2022-07-05T13:01:18+00:00</updated>
<author>
<name>Jason1 Lin</name>
<email>jason1.lin@intel.com</email>
</author>
<published>2022-07-01T15:10:05+00:00</published>
<link rel='alternate' type='text/html' href='https://git.radix-linux.su/Tianocore/edk2-platforms.git/commit/?id=4775d4e4f890bef9b14c798a1707d3424231947b'/>
<id>urn:sha1:4775d4e4f890bef9b14c798a1707d3424231947b</id>
<content type='text'>
REF: https://bugzilla.tianocore.org/show_bug.cgi?id=3959

As per FIT BIOS Specification 1.2 Rules, the size bytes (3 bytes) /
reserved byte (1 byte) / CheckSum byte (1 byte) in type 2 are
must-be-zero (MBZ).
These bytes could be override for the other usages.
This change is used to support the Type 02 (ACM) Ver. 0x200.

Command:
[-S &lt;StartupAcmAddress StartupAcmSize&gt;|&lt;StartupAcmGuid&gt;]
[-I &lt;StartupAcmFMS StartupAcmFMSMask&gt;]
[-V &lt;StartupAcmVersion&gt;]

Signed-off-by: Jason1 Lin &lt;jason1.lin@intel.com&gt;
Cc: Bob Feng &lt;bob.c.feng@intel.com&gt;
Cc: Liming Gao &lt;gaoliming@byosoft.com.cn&gt;
Cc: Yuwei Chen &lt;yuwei.chen@intel.com&gt;
Cc: Isaac W Oram &lt;isaac.w.oram@intel.com&gt;
Cc: Rangasai V Chaganty &lt;rangasai.v.chaganty@intel.com&gt;
Cc: Dakota Chiang &lt;dakota.chiang@intel.com&gt;
Reviewed-by: Isaac W Oram &lt;isaac.w.oram@intel.com&gt;
Reviewed-by: Yuwei Chen &lt;yuwei.chen@intel.com&gt;
</content>
</entry>
<entry>
<title>Silicon/Intel/FitGen: Reduce the typecasting and pointer usage</title>
<updated>2022-07-05T13:01:17+00:00</updated>
<author>
<name>Jason1 Lin</name>
<email>jason1.lin@intel.com</email>
</author>
<published>2022-07-01T15:10:04+00:00</published>
<link rel='alternate' type='text/html' href='https://git.radix-linux.su/Tianocore/edk2-platforms.git/commit/?id=e0bde4be87058c74a3b4ef54a1df058766471345'/>
<id>urn:sha1:e0bde4be87058c74a3b4ef54a1df058766471345</id>
<content type='text'>
REF: https://bugzilla.tianocore.org/show_bug.cgi?id=3958

FitGen tool exists lots of typecasting and pointer usage.
This code change is used to reduce these in FillFitTable ()
and GetFitEntryInfo ().
To make code more clearly and easy to read.

Signed-off-by: Jason1 Lin &lt;jason1.lin@intel.com&gt;
Cc: Bob Feng &lt;bob.c.feng@intel.com&gt;
Cc: Liming Gao &lt;gaoliming@byosoft.com.cn&gt;
Cc: Yuwei Chen &lt;yuwei.chen@intel.com&gt;
Cc: Isaac W Oram &lt;isaac.w.oram@intel.com&gt;
Cc: Rangasai V Chaganty &lt;rangasai.v.chaganty@intel.com&gt;
Cc: Dakota Chiang &lt;dakota.chiang@intel.com&gt;
Reviewed-by: Isaac W Oram &lt;isaac.w.oram@intel.com&gt;
Reviewed-by: Yuwei Chen &lt;yuwei.chen@intel.com&gt;
</content>
</entry>
<entry>
<title>Silicon/Intel/FitGen: Support multiple Startup ACM Type 2 entries in FitGen tool</title>
<updated>2022-07-05T13:01:16+00:00</updated>
<author>
<name>Jason1 Lin</name>
<email>jason1.lin@intel.com</email>
</author>
<published>2022-07-01T15:10:03+00:00</published>
<link rel='alternate' type='text/html' href='https://git.radix-linux.su/Tianocore/edk2-platforms.git/commit/?id=da13a4a1aa77f9d4e512e043d93b9ddf52580e2a'/>
<id>urn:sha1:da13a4a1aa77f9d4e512e043d93b9ddf52580e2a</id>
<content type='text'>
REF: https://bugzilla.tianocore.org/show_bug.cgi?id=3958

Within current FitGen tool there had limitation only allow
one S-ACM to generate the Type 2 entry.
This code change is used to support multiple type 2 entries up to 0x20.

Signed-off-by: Jason1 Lin &lt;jason1.lin@intel.com&gt;
Cc: Bob Feng &lt;bob.c.feng@intel.com&gt;
Cc: Liming Gao &lt;gaoliming@byosoft.com.cn&gt;
Cc: Yuwei Chen &lt;yuwei.chen@intel.com&gt;
Cc: Isaac W Oram &lt;isaac.w.oram@intel.com&gt;
Cc: Rangasai V Chaganty &lt;rangasai.v.chaganty@intel.com&gt;
Cc: Dakota Chiang &lt;dakota.chiang@intel.com&gt;
Reviewed-by: Isaac W Oram &lt;isaac.w.oram@intel.com&gt;
Reviewed-by: Yuwei Chen &lt;yuwei.chen@intel.com&gt;
</content>
</entry>
<entry>
<title>Tools\FitGen: Add extra parameter fixed FIT address</title>
<updated>2022-06-15T01:15:37+00:00</updated>
<author>
<name>fanwang2intel</name>
<email>fan.wang@intel.com</email>
</author>
<published>2022-06-10T01:15:02+00:00</published>
<link rel='alternate' type='text/html' href='https://git.radix-linux.su/Tianocore/edk2-platforms.git/commit/?id=14c218dd05ef4175fec908b6d7c8dc0b7315d5f6'/>
<id>urn:sha1:14c218dd05ef4175fec908b6d7c8dc0b7315d5f6</id>
<content type='text'>
Add "-T &lt;FixedFitLocation&gt;" parameter to provide fixed
FIT address on flash region. When this parameter is set
to a valid address in the input FD/FV file, tool will
directly generate FIT on this address.

It's users' responsibilities to reserve enough size for
FIT table and option modules on the target location,
otherwise, FIT Gen process will fail.

Cc: Chen Christine &lt;yuwei.chen@intel.com&gt;
Cc: Bob Feng &lt;bob.c.feng@intel.com&gt;

Signed-off-by: fanwang2intel &lt;fan.wang@intel.com&gt;
Reviewed-by: Bob Feng &lt;bob.c.feng@intel.com&gt;
</content>
</entry>
<entry>
<title>Modify Fitgen tool to support new ACM header</title>
<updated>2021-04-20T09:38:13+00:00</updated>
<author>
<name>Mohammad Miazi</name>
<email>mohammad.m.miazi@intel.com</email>
</author>
<published>2021-04-15T06:31:29+00:00</published>
<link rel='alternate' type='text/html' href='https://git.radix-linux.su/Tianocore/edk2-platforms.git/commit/?id=baf3616518cb37391b33f43005fa64f711b4e47c'/>
<id>urn:sha1:baf3616518cb37391b33f43005fa64f711b4e47c</id>
<content type='text'>
REF: https://bugzilla.tianocore.org/show_bug.cgi?id=3332

Currently Fitgen tools verifies every detail of ACM header,
so any ACM header change breaks the tool.
As ACM header is verified by microcode and
ACM itself, Fitgen tool does not need to verify
every fieldof ACM header except some important
fields like ACM_TYPE/SUB_TYPE etc.The changes will
remove the dependency between  future ACM header changeand
FitGen tool.

Signed-off-by: Mohammad Miazi &lt;mohammad.m.miazi@intel.com&gt;
Reviewed-by: Bob Feng &lt;bob.c.feng@intel.com&gt;
</content>
</entry>
</feed>
