summaryrefslogtreecommitdiff
path: root/drivers/net/dsa/mv88e6xxx
AgeCommit message (Expand)AuthorFilesLines
2017-04-08net: dsa: mv88e6xxx: Make SMI c22/c45 read/write functions staticFlorian Fainelli1-8/+12
2017-04-01net: dsa: mv88e6xxx: add cross-chip bridgingVivien Didelot1-1/+33
2017-04-01net: dsa: mv88e6xxx: remap existing bridge membersVivien Didelot1-0/+20
2017-04-01net: dsa: mv88e6xxx: factorize in-chip bridge mapVivien Didelot1-22/+25
2017-04-01net: dsa: mv88e6xxx: rework in-chip bridgingVivien Didelot1-17/+32
2017-04-01net: dsa: mv88e6xxx: allocate the number of portsVivien Didelot1-1/+1
2017-04-01net: dsa: mv88e6xxx: program the PVT with all onesVivien Didelot4-9/+86
2017-04-01net: dsa: mv88e6xxx: use 4-bit port for PVT dataVivien Didelot4-0/+48
2017-04-01net: dsa: mv88e6xxx: move PVT description in infoVivien Didelot3-22/+34
2017-03-31net: dsa: mv88e6xxx: debug ATU Age TimeVivien Didelot1-1/+8
2017-03-30drivers: add explicit interrupt.h includesFlorian Westphal1-0/+1
2017-03-29net: break include loop netdevice.h, dsa.h, devlink.hAndrew Lunn1-0/+1
2017-03-29net: dsa: fix copyright holderVivien Didelot7-6/+15
2017-03-29net: dsa: mv88e6xxx: unconditionally set ATU trunkVivien Didelot1-3/+1
2017-03-29net: dsa: mv88e6xxx: remove 88E6391 opsVivien Didelot1-30/+0
2017-03-29net: dsa: mv88e6xxx: fix 88E6191 opsVivien Didelot1-1/+1
2017-03-29net: dsa: mv88e6xxx: reorder 88E6341 definitionsVivien Didelot1-31/+31
2017-03-29net: dsa: mv88e6xxx: reorder 88E6141 definitionsVivien Didelot1-46/+46
2017-03-16net: dsa: mv88e6xxx: specify ageing time limitsVivien Didelot1-0/+2
2017-03-13net: dsa: mv88e6xxx: add port priority override opVivien Didelot4-13/+35
2017-03-13net: dsa: mv88e6xxx: add port ATU learn limit opVivien Didelot4-6/+41
2017-03-13net: dsa: mv88e6xxx: fix port egress flooding modeVivien Didelot4-92/+80
2017-03-13net: dsa: mv88e6xxx: rework port mode setupVivien Didelot2-47/+60
2017-03-13net: dsa: mv88e6xxx: rename the port vector memberVivien Didelot3-9/+9
2017-03-13net: dsa: mv88e6xxx: rename new FID helperVivien Didelot1-2/+2
2017-03-13net: dsa: mv88e6xxx: rework ATU RemoveVivien Didelot4-122/+67
2017-03-13net: dsa: mv88e6xxx: rework ATU FlushVivien Didelot3-17/+43
2017-03-13net: dsa: mv88e6xxx: rework ATU GetNextVivien Didelot3-124/+84
2017-03-13net: dsa: mv88e6xxx: rework ATU Load/PurgeVivien Didelot3-21/+111
2017-03-13net: dsa: mv88e6xxx: enable ATU Learn2AllVivien Didelot3-9/+24
2017-03-13net: dsa: mv88e6xxx: setup message portsVivien Didelot4-4/+29
2017-03-13net: dsa: mv88e6xxx: add ATU setup helperVivien Didelot1-4/+9
2017-03-13net: dsa: mv88e6xxx: move ATU ageing time setterVivien Didelot4-29/+49
2017-03-13net: dsa: mv88e6xxx: add port mask helperVivien Didelot2-1/+6
2017-02-14net:dsa:mv88e6xxx: use watchdog ops for 6097 chipVolodymyr Bendiuga1-0/+1
2017-02-13net: dsa: mv88e6xxx: Add mv88e6390 watchdog interrupt supportAndrew Lunn4-0/+71
2017-02-13net: dsa: mv88e6xxx: Add watchdog interrupt handlerAndrew Lunn4-1/+127
2017-02-10net: dsa: remove unnecessary phy*.h includesRussell King1-0/+1
2017-02-10net: dsa: mv88e6xxx: Move forward declaration to where it is neededAndrew Lunn1-2/+2
2017-02-07net: dsa: mv88e6xxx: Refactor remaining port setupAndrew Lunn4-34/+78
2017-02-07net: dsa: mv88e6xxx: Implement Clause 45 access to SMI devicesAndrew Lunn2-9/+120
2017-02-07net: dsa: mv88e6xxx: Set the CMODE for mv88e6390 ports 9 & 10Andrew Lunn4-0/+84
2017-02-03net: dsa: mv88e6xxx: Fix typ0 when configuring 2.5GbpsAndrew Lunn1-1/+1
2017-02-03net: dsa: mv88e6xxx: Fix ATU age timer for MV88E6390Andrew Lunn1-6/+6
2017-02-03net: dsa: mv88e6xxx: Workaround missing PHY ID on mv88e6390Andrew Lunn1-0/+8
2017-01-31net: dsa: mv88e6xxx: Add support for ethernet switch 88E6141Gregory CLEMENT2-0/+44
2017-01-31net: dsa: mv88e6xxx: Add support for ethernet switch 88E6341Gregory CLEMENT2-4/+69
2017-01-31net: dsa: mv88e6xxx: Don't forbid MDIO I/Os for PHY addr >= num_of_portsRomain Perier1-6/+0
2017-01-30net: dsa: mv88e6xxx: use dsa_port's bridge pointerVivien Didelot2-22/+11
2017-01-30net: dsa: pass bridge device when a port leavesVivien Didelot1-1/+2
generated by cgit v1.2.3 (git 2.39.0) at 2024-11-23 17:09:37 +0300