summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/amd/amdgpu/ci_dpm.c
AgeCommit message (Expand)AuthorFilesLines
2018-05-15drm/amdgpu: use pp_feature member to store the maskHuang Rui1-1/+1
2018-05-15drm/amdgpu: move PP_FEATURE_MASK to amd_shared headerHuang Rui1-1/+1
2018-04-11drm/amdgpu: Use dpm_enabled as dpm state flagRex Zhu1-1/+1
2018-03-21drm/amdgpu: Fix kernel NULL pointer dereference in dpm functionsRex Zhu1-0/+1
2018-03-15drm/amdgpu: Remove wrapper layer of smu ip functionsRex Zhu1-2/+14
2018-03-06drm/amd/pp: Revert gfx/compute profile switch sysfsRex Zhu1-256/+0
2018-02-19drm/amd/pp: Fix sysfs pp_dpm_pcie bug on CI/VIRex Zhu1-7/+10
2018-02-19drm/amd/pp: Refine pp_dpm_force_clock_level functionsRex Zhu1-3/+1
2018-02-19drm/amdgpu/pp: remove the get_temperature APIAlex Deucher1-1/+0
2018-02-19drm/amdgpu: move struct amdgpu_mc into amdgpu_gmc.hChristian König1-6/+6
2017-12-18drm/amdgpu: rename ip block helper functionsAlex Deucher1-4/+4
2017-12-06drm/amd/powerplay: Fix buffer overflows with mc_reg_addressErnst Sjöstrand1-7/+3
2017-12-05drm/amd/powerplay: describe the PCIE link speed in right GT/sEvan Quan1-3/+3
2017-09-28drm/amdgpu: move common pm sysfs code to amdgpu_device.cRex Zhu1-1/+0
2017-09-19drm/amdgpu: unify the interface of amd_pm_funcsRex Zhu1-9/+1
2017-09-19drm/amdgpu: rename amdgpu_dpm_funcs to amd_pm_funcsRex Zhu1-34/+66
2017-05-30Backmerge tag 'v4.12-rc3' into drm-nextDave Airlie1-0/+6
2017-05-24drm/amdgpu/ci: disable mclk switching for high refresh rates (v2)Alex Deucher1-0/+6
2017-05-18Merge remote-tracking branch 'airlied/drm-next' into drm-misc-nextSean Paul1-14/+16
2017-05-16drm/amd: fix include notation and remove -Iinclude/drm flagMasahiro Yamada1-1/+1
2017-05-10drm/amd/powerplay: refine pwm1_enable callback functions for CI.Rex Zhu1-12/+15
2017-04-29drm/amdgpu: fix memory clock can't switch on CI.Rex Zhu1-2/+1
2017-03-30drm/amdgpu: switch ih handling to two levels (v3)Alex Deucher1-2/+4
2017-03-30gpu: drm: amd/radeon: Convert printk(KERN_<LEVEL> to pr_<level>Joe Perches1-3/+1
2017-03-30drm/amdgpu: implement read_sensor() for pre-powerplay chipsSamuel Pitoiset1-0/+43
2017-03-30drm/amd/amdgpu: add power profile support for CIEric Huang1-0/+252
2017-02-09drm/amdgpu: refine code for VCE2.0 and related dpm code.Rex Zhu1-9/+0
2017-02-09drm/amdgpu: fix uvd can't initialized when dpm disabled on Ci.Rex Zhu1-6/+14
2017-01-27drm/amdgpu: refine ci uvd dpm code.Rex Zhu1-1/+10
2017-01-27drm/amdgpu: extend profiling mode.Rex Zhu1-2/+3
2017-01-27drm/amd/powerplay: add profiling mode in dpm levelRex Zhu1-2/+2
2017-01-27drm/amdgpu: delete dead definitions of dpm_ip_funcsRex Zhu1-9/+0
2017-01-27drm/amd/powerplay: Unify dpm level definesRex Zhu1-6/+6
2016-12-07drm/amdgpu: fix CI bug uvd status not true in debugfs.Rex Zhu1-1/+1
2016-11-15drm/amdgpu: change log level to KERN_INFO in ci_dpm.cRex Zhu1-1/+1
2016-11-11drm/amdgpu: refine uvd_4.2 clock gate sequence.Rex Zhu1-8/+0
2016-11-11drm/amdgpu: use mask bit for deep sleep feature on dpm.Rex Zhu1-1/+1
2016-11-07Backmerge tag 'v4.9-rc4' into drm-nextDave Airlie1-1/+3
2016-10-27drm/amdgpu: turn on/off uvd clock when dpm enable/disable on CIRex Zhu1-4/+16
2016-10-27drm/amdgpu: disable dpm before turn off clock when vce idle.Rex Zhu1-4/+3
2016-10-27drm/amdgpu: just not load smc firmware if smu is already runningRex Zhu1-2/+5
2016-10-27drm/amdgpu: when suspend, set boot state instand of disable dpm.Rex Zhu1-4/+13
2016-10-26drm/amdgpu: fix s3 resume back, uvd dpm randomly can't disable.Rex Zhu1-1/+1
2016-10-25drm/amdgpu: update current ps/requeset ps in adev with real ps.Rex Zhu1-0/+2
2016-10-25drm/amdgpu: add an implement for check_power_state equal for CIRex Zhu1-0/+51
2016-10-25drm/amdgpu: check min clock set by DAL before set ps.Rex Zhu1-0/+6
2016-10-25drm/amdgpu: rework IP block registration (v2)Alex Deucher1-0/+9
2016-10-25drm/amdgpu/dpm: add an implementation for get_vce_clock_state (v2)Alex Deucher1-0/+1
2016-10-25drm/amdgpu: save number of vce states in dpm struct.Rex Zhu1-1/+1
2016-10-25drm/amdgpu: use same vce state definition in dpm and powerplayRex Zhu1-1/+1