index
:
BMC/Intel-BMC/linux.git
dev
dev-4.10
dev-4.13
dev-4.17
dev-4.18
dev-4.19
dev-4.3
dev-4.4
dev-4.6
dev-4.7
dev-5.0
dev-5.1
dev-5.10-intel
dev-5.10.46-intel
dev-5.10.49-intel
dev-5.14-intel
dev-5.15-intel
dev-5.2
dev-5.3
dev-5.4
dev-5.7
dev-5.8
dev-5.8-intel
master
Intel OpenBMC Linux kernel source tree (mirror)
Andrey V.Kosteltsev
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
drivers
/
clk
/
spear
Age
Commit message (
Expand
)
Author
Files
Lines
2012-07-18
Clk: SPEAr1340: Update sys clock parent array
Vipul Kumar Samar
1
-2
/
+2
2012-07-18
clk: SPEAr1340: Fix clk enable register for uart1 and i2c1.
Vipul Kumar Samar
1
-2
/
+2
2012-07-18
Clk:spear6xx:Fix: Rename clk ids within predefined limit
Vipul Kumar Samar
1
-62
/
+60
2012-07-18
Clk:spear3xx:Fix: Rename clk ids within predefined limit
Vipul Kumar Samar
1
-94
/
+86
2012-07-18
clk:spear1310:Fix: Rename clk ids within predefined limit
Vipul Kumar Samar
1
-157
/
+155
2012-07-18
clk:spear1340:Fix: Rename clk ids within predefined limit
Vipul Kumar Samar
1
-138
/
+135
2012-06-26
clk: SPEAr600: Fix ethernet clock name for DT based probing
Stefan Roese
1
-1
/
+1
2012-06-21
Viresh has moved
Viresh Kumar
10
-10
/
+10
2012-05-14
SPEAr13xx: Add common clock framework support
Viresh Kumar
3
-0
/
+2072
2012-05-12
SPEAr: Switch to common clock framework
Viresh Kumar
3
-0
/
+957
2012-05-12
SPEAr: clk: Add General Purpose Timer Synthesizer clock
Viresh Kumar
3
-1
/
+172
2012-05-12
SPEAr: clk: Add Fractional Synthesizer clock
Viresh Kumar
3
-1
/
+182
2012-05-12
SPEAr: clk: Add Auxiliary Synthesizer clock
Viresh Kumar
3
-1
/
+242
2012-05-12
SPEAr: clk: Add VCO-PLL Synthesizer clock
Viresh Kumar
4
-0
/
+462