summaryrefslogtreecommitdiff
path: root/arch/x86/kernel/cpu
AgeCommit message (Expand)AuthorFilesLines
2018-05-17x86/bugs: Unify x86_spec_ctrl_{set_guest,restore_host}Borislav Petkov1-45/+15
2018-05-17x86/speculation: Rework speculative_store_bypass_update()Thomas Gleixner1-1/+1
2018-05-17x86/speculation: Add virtualized speculative store bypass disable supportTom Lendacky1-1/+3
2018-05-17x86/bugs, KVM: Extend speculation control for VIRT_SPEC_CTRLThomas Gleixner1-2/+18
2018-05-17x86/cpufeatures: Add FEATURE_ZENThomas Gleixner1-0/+1
2018-05-17x86/cpufeatures: Disentangle SSBD enumerationThomas Gleixner4-11/+10
2018-05-17x86/cpufeatures: Disentangle MSR_SPEC_CTRL enumeration from IBRSThomas Gleixner3-9/+19
2018-05-17x86/speculation: Use synthetic bits for IBRS/IBPB/STIBPBorislav Petkov1-4/+10
2018-05-16x86/mtrr: Convert to use strncpy_from_user() helperAndy Shevchenko1-10/+2
2018-05-16x86/mtrr: Convert to use match_string() helperAndy Shevchenko1-11/+10
2018-05-13x86/mtrr: Rename main.c to mtrr.c and remove duplicate prefixesJoe Perches2-18/+17
2018-05-13x86/CPU: Move x86_cpuinfo::x86_max_cores assignment to detect_num_cpu_cores()Thomas Gleixner4-8/+7
2018-05-13x86/Centaur: Report correct CPU/cache topologyDavid Wang1-0/+5
2018-05-13x86/CPU: Move cpu_detect_cache_sizes() into init_intel_cacheinfo()David Wang3-13/+8
2018-05-13x86/CPU: Make intel_num_cpu_cores() genericDavid Wang3-19/+16
2018-05-13x86/CPU: Move cpu local function declarations to local headerThomas Gleixner2-0/+11
2018-05-12x86/bugs: Fix the parameters alignment and missing voidKonrad Rzeszutek Wilk1-2/+2
2018-05-10x86/bugs: Make cpu_show_common() staticJiri Kosina1-1/+1
2018-05-10x86/bugs: Fix __ssb_select_mitigation() return typeJiri Kosina1-1/+1
2018-05-09x86/bugs: Rename _RDS to _SSBDKonrad Rzeszutek Wilk4-27/+27
2018-05-06x86/CPU/AMD: Derive CPU topology from CPUID function 0xB when availableSuravee Suthikulpanit1-1/+10
2018-05-06x86/CPU: Modify detect_extended_topology() to return resultSuravee Suthikulpanit1-4/+4
2018-05-06x86/CPU/AMD: Calculate last level cache ID from number of sharing threadsSuravee Suthikulpanit2-16/+42
2018-05-06x86/CPU: Rename intel_cacheinfo.c to cacheinfo.cBorislav Petkov2-1/+1
2018-05-06x86/CPU/AMD: Have smp_num_siblings and cpu_llc_id always be presentBorislav Petkov2-9/+8
2018-05-06x86/MCE: Fix stack out-of-bounds write in mce-inject.c: Flags_read()Luck, Tony1-1/+1
2018-05-06x86/MCE: Enable MCE broadcasting on new Centaur CPUsDavid Wang1-0/+18
2018-05-05x86/speculation: Make "seccomp" the default mode for Speculative Store BypassKees Cook1-9/+23
2018-05-05seccomp: Move speculation migitation control to arch codeThomas Gleixner1-11/+18
2018-05-05prctl: Add force disable speculationThomas Gleixner1-10/+25
2018-05-05x86/bugs: Make boot modes __ro_after_initKees Cook1-2/+3
2018-05-03nospec: Allow getting/setting on non-current taskKees Cook1-11/+16
2018-05-03x86/speculation: Add prctl for Speculative Store Bypass mitigationThomas Gleixner1-10/+73
2018-05-03x86/process: Allow runtime control of Speculative Store BypassThomas Gleixner1-5/+21
2018-05-03x86/speculation: Create spec-ctrl.h to avoid include hellThomas Gleixner2-2/+2
2018-05-03x86/bugs/AMD: Add support to disable RDS on Fam[15,16,17]h if requestedKonrad Rzeszutek Wilk3-1/+56
2018-05-03x86/bugs: Whitelist allowed SPEC_CTRL MSR valuesKonrad Rzeszutek Wilk1-2/+9
2018-05-03x86/bugs/intel: Set proper CPU features and setup RDSKonrad Rzeszutek Wilk4-6/+37
2018-05-03x86/bugs: Provide boot parameters for the spec_store_bypass_disable mitigationKonrad Rzeszutek Wilk1-0/+103
2018-05-03x86/bugs: Expose /sys/../spec_store_bypassKonrad Rzeszutek Wilk2-0/+28
2018-05-03x86/bugs, KVM: Support the combination of guest and host IBRSKonrad Rzeszutek Wilk1-0/+18
2018-05-03x86/bugs: Read SPEC_CTRL MSR during boot and re-use reserved bitsKonrad Rzeszutek Wilk1-0/+28
2018-05-03x86/bugs: Concentrate bug reporting into a separate functionKonrad Rzeszutek Wilk1-14/+32
2018-05-03x86/bugs: Concentrate bug detection into a separate functionKonrad Rzeszutek Wilk1-10/+11
2018-05-02x86/cpu: Restore CPUID_8000_0008_EBX reloadThomas Gleixner1-1/+5
2018-04-26x86/cpu/intel: Add missing TLB cpuid valuesjacek.tomaka@poczta.fm1-0/+3
2018-04-24x86/microcode: Do not exit early from __reload_late()Borislav Petkov1-4/+2
2018-04-24x86/microcode/intel: Save microcode patch unconditionallyBorislav Petkov1-2/+0
2018-04-20x86/Centaur: Initialize supported CPU features properlyDavid Wang1-0/+48
2018-04-16Merge branch 'x86-urgent-for-linus' of git://git.kernel.org/pub/scm/linux/ker...Linus Torvalds2-13/+21
generated by cgit v1.2.3 (git 2.39.0) at 2024-11-27 23:28:52 +0300