index
:
BMC/Intel-BMC/linux.git
dev
dev-4.10
dev-4.13
dev-4.17
dev-4.18
dev-4.19
dev-4.3
dev-4.4
dev-4.6
dev-4.7
dev-5.0
dev-5.1
dev-5.10-intel
dev-5.10.46-intel
dev-5.10.49-intel
dev-5.14-intel
dev-5.15-intel
dev-5.2
dev-5.3
dev-5.4
dev-5.7
dev-5.8
dev-5.8-intel
master
Intel OpenBMC Linux kernel source tree (mirror)
Andrey V.Kosteltsev
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
arch
/
x86
/
boot
/
compressed
/
pgtable_64.c
Age
Commit message (
Expand
)
Author
Files
Lines
2018-08-02
x86/boot/compressed/64: Validate trampoline placement against E820
Kirill A. Shutemov
1
-18
/
+55
2018-05-19
x86/mm: Introduce the 'no5lvl' kernel parameter
Kirill A. Shutemov
1
-2
/
+10
2018-05-19
x86/boot/compressed/64: Fix trampoline page table address calculation
Kirill A. Shutemov
1
-1
/
+1
2018-05-16
x86/boot/compressed/64: Fix moving page table out of trampoline memory
Kirill A. Shutemov
1
-11
/
+3
2018-03-12
x86/boot/compressed/64: Prepare new top-level page table for trampoline
Kirill A. Shutemov
1
-0
/
+61
2018-03-12
x86/boot/compressed/64: Set up trampoline memory
Kirill A. Shutemov
1
-0
/
+7
2018-03-12
x86/boot/compressed/64: Save and restore trampoline memory
Kirill A. Shutemov
1
-0
/
+13
2018-03-12
x86/boot/compressed/64: Find a place for 32-bit trampoline
Kirill A. Shutemov
1
-0
/
+34
2018-03-12
x86/boot/compressed/64: Describe the logic behind the LA57 check
Kirill A. Shutemov
1
-3
/
+15
2018-02-11
x86/boot/compressed/64: Introduce paging_prepare()
Kirill A. Shutemov
1
-13
/
+12
2017-12-07
x86/boot/compressed/64: Detect and handle 5-level paging at boot-time
Kirill A. Shutemov
1
-0
/
+28