summaryrefslogtreecommitdiff
path: root/arch/powerpc/kernel/cpu_setup_fsl_booke.S
AgeCommit message (Expand)AuthorFilesLines
2016-03-05powerpc/cache: add cache flush operation for various e500chenhui zhao1-0/+112
2014-09-22powerpc/booke: Restrict SPE exception handlers to e200/e500 coresMihai Caraman1-1/+11
2014-04-23powerpc: No need to use dot symbols when branching to a functionAnton Blanchard1-14/+14
2014-01-08powerpc/85xx: add hardware automatically enter pw20 stateWang Dongsheng1-0/+21
2014-01-08powerpc/85xx: add hardware automatically enter altivec idle stateWang Dongsheng1-0/+21
2014-01-08powerpc/booke64: Add LRAT error exception handlerMihai Caraman1-0/+12
2013-07-31powerpc/85xx: Add machine check handler to fix PCIe erratum on mpc85xxHongtao Jia1-1/+1
2013-03-13powerpc/85xx: Add AltiVec support for e6500Kumar Gala1-0/+16
2012-09-12powerpc/booke: Add CPU_FTR_EMB_HV check for e5500.Varun Sethi1-0/+6
2012-09-12powerpc/booke: Separate out restore_e5500/setup_e5500 routines.Varun Sethi1-2/+30
2012-09-12powerpc/booke: Merge the 32 bit e5500/e500mc cpu setup code.Varun Sethi1-4/+3
2012-09-12powepc/booke: Separate out E.HV check and ivor setup code.Varun Sethi1-3/+26
2012-04-08KVM: PPC: e500mc supportScott Wood1-0/+1
2011-05-19powerpc/e5500: set non-base IVORsScott Wood1-0/+3
2011-03-24rapidio: modify configuration to support PCI-SRIO controllerAlexandre Bounine1-1/+1
2011-01-13powerpc/fsl_rio: Fix non-standard HID1 register accessShaohui Xie1-0/+6
2010-10-14powerpc/fsl-booke: Add support for FSL 64-bit e5500 coreKumar Gala1-0/+15
2009-06-16powerpc/fsl-booke: Enable L1 cache on e500v1/e500v2/e500mc CPUsNate Case1-3/+46
2009-01-29powerpc/fsl-booke: Cleanup init/exception setup to be runtimeKumar Gala1-0/+31
generated by cgit v1.2.3 (git 2.39.0) at 2024-12-01 13:32:16 +0300