index
:
BMC/Intel-BMC/linux.git
dev
dev-4.10
dev-4.13
dev-4.17
dev-4.18
dev-4.19
dev-4.3
dev-4.4
dev-4.6
dev-4.7
dev-5.0
dev-5.1
dev-5.10-intel
dev-5.10.46-intel
dev-5.10.49-intel
dev-5.14-intel
dev-5.15-intel
dev-5.2
dev-5.3
dev-5.4
dev-5.7
dev-5.8
dev-5.8-intel
master
Intel OpenBMC Linux kernel source tree (mirror)
Andrey V.Kosteltsev
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
arch
/
mips
/
kernel
/
smp-mt.c
Age
Commit message (
Expand
)
Author
Files
Lines
2009-09-24
cpumask: Use accessors for cpu_*_mask: mips
Rusty Russell
1
-1
/
+1
2009-09-24
cpumask: arch_send_call_function_ipi_mask: mips
Rusty Russell
1
-2
/
+2
2008-12-13
cpumask: centralize cpu_online_map and cpu_possible_map
Rusty Russell
1
-1
/
+1
2008-04-28
[MIPS] Add support for MIPS CMP platform.
Ralf Baechle
1
-81
/
+15
2008-04-28
[MIPS] Remove TLB sanitation code
Chris Dearman
1
-47
/
+0
2008-01-29
[MIPS] SMP: Call platform methods via ops structure.
Ralf Baechle
1
-87
/
+106
2008-01-29
[MIPS] MT: Scheduler support for SMT
Ralf Baechle
1
-1
/
+5
2007-10-12
[MIPS] Fix "no space between function name and open parenthesis" warnings.
Ralf Baechle
1
-1
/
+1
2007-08-27
[MIPS] SMP: Scatter __cpuinit over the code as needed.
Ralf Baechle
1
-3
/
+3
2007-07-04
[MIPS] VSMP: Fix initialization ordering bug.
Ralf Baechle
1
-2
/
+2
2007-06-14
[MIPS] Separate performance counter interrupts
Chris Dearman
1
-6
/
+6
2007-02-06
[MIPS] Define MIPS_CPU_IRQ_BASE in generic header
Atsushi Nemoto
1
-5
/
+4
2006-11-30
[MIPS] use generic_handle_irq, handle_level_irq, handle_percpu_irq
Atsushi Nemoto
1
-0
/
+2
2006-10-31
[MIPS] VSMP: Synchronize cp0 counters on bootup.
Ralf Baechle
1
-0
/
+2
2006-10-31
[MIPS] VSMP: Fix initialization ordering bug.
Ralf Baechle
1
-69
/
+83
2006-10-08
[MIPS] Complete fixes after removal of pt_regs argument to int handlers.
Ralf Baechle
1
-8
/
+8
2006-09-27
[MIPS] MT: Initialise all writable bits in Cause register to zero.
Chris Dearman
1
-1
/
+1
2006-07-03
[PATCH] irq-flags: MIPS: Use the new IRQF_ constants
Thomas Gleixner
1
-2
/
+2
2006-04-19
[MIPS] FPU affinity for MT ASE.
Ralf Baechle
1
-0
/
+11
2006-04-19
[MIPS] MT: Improved multithreading support.
Ralf Baechle
1
-0
/
+349