summaryrefslogtreecommitdiff
path: root/arch/mips/kernel/cpu-probe.c
AgeCommit message (Expand)AuthorFilesLines
2014-03-31MIPS: Fix core number detection for MT coresPaul Burton1-1/+5
2014-03-31MIPS: Loongson: Add basic Loongson-3 CPU supportHuacai Chen1-3/+9
2014-03-31MIPS: Loongson: Rename PRID_IMP_LOONGSON1 and PRID_IMP_LOONGSON2Huacai Chen1-2/+2
2014-03-27MIPS: cpu-probe: Add support for probing M5150 coresLeonid Yegoshin1-0/+4
2014-03-27MIPS: kernel: cpu-probe: Enable EVA option on supported coresMarkos Chandras1-0/+3
2014-03-27MIPS: Allow FTLB to be turned on for CPU_P5600James Hogan1-5/+7
2014-03-27MIPS: Add MIPS P5600 probe supportJames Hogan1-0/+4
2014-03-27MIPS: Warn if vector register partitioning is implementedPaul Burton1-1/+4
2014-03-27MIPS: Detect the MSA ASEPaul Burton1-0/+22
2014-03-27MIPS: Coherent Processing System SMP implementationPaul Burton1-0/+2
2014-03-07MIPS: Add 1074K CPU support explicitly.Steven J. Hill1-1/+1
2014-01-25MIPS: Netlogic: Identify XLP 9XX chipJayachandran C1-0/+1
2014-01-22MIPS: kernel: cpu-probe: Add support for probing interAptiv coresLeonid Yegoshin1-0/+8
2014-01-22MIPS: Add support for FTLBsLeonid Yegoshin1-7/+72
2014-01-22MIPS: kernel: cpu-probe: Add support for probing proAptiv coresLeonid Yegoshin1-0/+8
2014-01-22MIPS: features: Add initial support for Segmentation Control registersSteven J. Hill1-0/+2
2014-01-22MIPS: features: Add initial support for TLBINVF capable coresLeonid Yegoshin1-0/+5
2014-01-14MIPS: Support for 64-bit FP with O32 binariesPaul Burton1-1/+1
2013-10-30MIPS: kernel: cpu-probe: Report CPU id during probeLeonid Yegoshin1-2/+2
2013-10-30MIPS: Tell R4k SC and MC variations apartMaciej W. Rozycki1-4/+24
2013-09-19MIPS: Disable usermode switching of the FR bit for MIPS R5 CPUs.Ralf Baechle1-0/+13
2013-09-18MIPS: Cleanup CP0 PRId and CP1 FPIR register access masksMaciej W. Rozycki1-20/+22
2013-09-17MIPS: Optimize current_cpu_type() for better code.Ralf Baechle1-1/+2
2013-09-04MIPS: Netlogic: Add support for XLP2XXJayachandran C1-0/+5
2013-08-26MIPS: Probe for new OCTEON CPU/SoC types.David Daney1-0/+7
2013-07-15MIPS: Delete __cpuinit/__CPUINIT usage from MIPS codePaul Gortmaker1-7/+7
2013-07-01MIPS: microMIPS: Fix improper definition of ISA exception bit.Steven J. Hill1-3/+0
2013-07-01MIPS: Get rid of MIPS I flag and test macros.Ralf Baechle1-7/+1
2013-06-13MIPS: Allow platform specific scratch registersJayachandran C1-0/+1
2013-05-22MIPS: Consolidate idle loop / WAIT instruction support in a single file.Ralf Baechle1-198/+0
2013-05-09MIPS: microMIPS: Add support for exception handling.Steven J. Hill1-0/+3
2013-04-05Merge branch 'upstream' of git://git.linux-mips.org/pub/scm/ralf/upstream-linusLinus Torvalds1-4/+2
2013-04-05MIPS: Fix ISA level which causes secondary cache init bypassing and moreDeng-Cheng Zhu1-4/+2
2013-03-12MIPS: VR4133: Fix probe for LL/SC.Yoichi Yuasa1-3/+4
2013-02-21Merge branch 'mips-next-3.9' of git://git.linux-mips.org/pub/scm/john/linux-j...Ralf Baechle1-1/+13
2013-02-19MIPS: Probe for and report hardware virtualization support.David Daney1-0/+2
2013-02-17MIPS: Add support for the M14KEc core.Steven J. Hill1-0/+7
2013-02-17MIPS: show correct cpu name for 24KEcJohn Crispin1-1/+4
2013-02-16MIPS: Add printing of ISA version in cpuinfo.Steven J. Hill1-30/+58
2013-02-01MIPS: Whitespace cleanup.Ralf Baechle1-15/+15
2012-12-05MIPS: R3000/R3081: Fix CPU detection.Ralf Baechle1-1/+0
2012-10-11MIPS: Add detection of DSP ASE Revision 2.Steven J. Hill1-2/+4
2012-10-11MIPS: perf: Add cpu feature bit for PCI (performance counter interrupt)Al Cooper1-1/+4
2012-09-28Merge branch 'ralf-3.7' of git://git.linux-mips.org/pub/scm/sjhill/linux-sjhi...Ralf Baechle1-0/+4
2012-09-14MIPS: Add base architecture support for RI and XI.Steven J. Hill1-1/+5
2012-09-14MIPS: Add support for the 1074K core.Steven J. Hill1-0/+4
2012-07-23MIPS: Add CPU support for Loongson1BKelvin Cheung1-143/+156
2012-07-19MIPS: Don't panic on 5KEc.Leonid Yegoshin1-0/+4
2012-07-07MIPS: Add support for the M14Kc core.Steven J. Hill1-1/+6
2012-05-15MIPS: Code formatting fixes.Steven J. Hill1-27/+27