index
:
BMC/Intel-BMC/linux.git
dev
dev-4.10
dev-4.13
dev-4.17
dev-4.18
dev-4.19
dev-4.3
dev-4.4
dev-4.6
dev-4.7
dev-5.0
dev-5.1
dev-5.10-intel
dev-5.10.46-intel
dev-5.10.49-intel
dev-5.14-intel
dev-5.15-intel
dev-5.2
dev-5.3
dev-5.4
dev-5.7
dev-5.8
dev-5.8-intel
master
Intel OpenBMC Linux kernel source tree (mirror)
Andrey V.Kosteltsev
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
arch
/
arm64
/
include
/
asm
/
pgalloc.h
Age
Commit message (
Expand
)
Author
Files
Lines
2017-12-22
arm64: handle 52-bit physical addresses in page table entries
Kristina Martsenko
1
-3
/
+3
2017-11-16
kmemcheck: stop using GFP_NOTRACK and SLAB_NOTRACK
Levin, Alexander (Sasha Levin)
1
-1
/
+1
2016-06-25
arm64: get rid of superfluous __GFP_REPEAT
Michal Hocko
1
-1
/
+1
2016-02-16
arm64: mm: add __{pud,pgd}_populate
Mark Rutland
1
-4
/
+22
2015-10-12
arm64: move PGD_SIZE definition to pgalloc.h
Andrey Ryabinin
1
-0
/
+1
2015-04-15
arm64: expose number of page table levels on Kconfig level
Kirill A. Shutemov
1
-4
/
+4
2014-11-20
arm64: pgalloc: consistently use PGALLOC_GFP
Mark Rutland
1
-4
/
+4
2014-07-23
arm64: Convert bool ARM64_x_LEVELS to int ARM64_PGTABLE_LEVELS
Catalin Marinas
1
-4
/
+4
2014-07-23
arm64: mm: Implement 4 levels of translation tables
Jungseok Lee
1
-0
/
+20
2014-07-23
arm64: Introduce VA_BITS and translation level options
Jungseok Lee
1
-2
/
+2
2013-11-15
arm64: handle pgtable_page_ctor() fail
Kirill A. Shutemov
1
-3
/
+6
2012-09-17
arm64: MMU fault handling and page table management
Catalin Marinas
1
-0
/
+113